Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2022-input.r129-tall-165271816400186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is JoinFreeModules-PT-0100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r129-tall-165271816400186
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 544K
-rw-r--r-- 1 mcc users 7.6K Apr 30 02:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 30 02:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Apr 30 02:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Apr 30 02:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 May 10 09:34 equiv_col
-rw-r--r-- 1 mcc users 4.2K May 10 09:34 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 10 09:34 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5 May 10 09:34 instance
-rw-r--r-- 1 mcc users 6 May 10 09:34 iscolored
-rw-r--r-- 1 mcc users 3.5K May 9 08:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 9 08:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 9 08:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 9 08:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 304K May 10 09:34 model.pnml
-rw-r--r-- 1 mcc users 1.7K May 9 08:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 9 08:07 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1652746243612

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ
MF=/home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
FORMULA JoinFreeModules-PT-0100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 1 was solved

Query is satisfied.

FORMULA JoinFreeModules-PT-0100-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 8 was solved

Query is satisfied.
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Time left: 3532

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (14 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.057824 on verification
@@@0.07,61104@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 1 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3531
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.040483 on verification
@@@0.05,61192@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 2 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3531
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.041639 on verification
@@@0.05,61168@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 3 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3531
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.04332 on verification
@@@0.06,61036@@@


Query index 0 was solved
Query is satisfied.

Spent 0.04268 on verification
@@@0.05,61188@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 4 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 4 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3530
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.041897 on verification
@@@0.06,61180@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 5 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3530
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.055776 on verification
@@@0.08,61064@@@


Query index 0 was solved
Query is satisfied.

Spent 0.067631 on verification
@@@0.09,61180@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 6 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 6 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3530
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@182.34,6985772@@@


Time left: 3229
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043 on verification
@@@0.08,61148@@@


Query index 0 was solved
Query is satisfied.

Spent 0.048351 on verification
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 8 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043379 on verification
@@@0.05,61044@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 9 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.042629 on verification
@@@0.05,61168@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 10 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.042093 on verification
@@@0.05,61220@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 11 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@92.43,9409464@@@
Command terminated by signal 9
@@@293.69,8604592@@@


Time left: 2925
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@107.23,9362744@@@


Time left: 2624
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.333014 on verification
@@@0.35,150400@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.WLQeyEp4FO /home/mcc/BenchKit/bin/tmp/tmp.mj0dviPfCQ --binary-query-io 1 -x 14 -n

FORMULA JoinFreeModules-PT-0100-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2623
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 3 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 2623
------------------- QUERY 7 ----------------------
Running query 7 for 874 seconds. Remaining: 3 queries and 2623 seconds
No solution found
Command terminated by signal 9
@@@199.69,10515424@@@
Command terminated by signal 9
@@@432.74,16145564@@@


Time left: 2190
------------------- QUERY 12 ----------------------
Running query 12 for 1095 seconds. Remaining: 2 queries and 2190 seconds
No solution found
Command terminated by signal 9
@@@99.02,12884104@@@
Command terminated by signal 9
@@@804.30,16148216@@@


Time left: 1385
------------------- QUERY 13 ----------------------
Running query 13 for 1385 seconds. Remaining: 1 queries and 1385 seconds
No solution found
Command terminated by signal 9
@@@111.60,12713088@@@
Command terminated by signal 9
@@@797.36,16145744@@@


Time left: 588
Time left: 588
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (3 in total)
Each query is verified by 4 parallel strategies for 196 seconds
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@76.32,4665232@@@
Command terminated by signal 9
@@@113.58,5815660@@@
Command terminated by signal 9
@@@170.85,8096528@@@


Time left: 389
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@31.77,4093900@@@
Command terminated by signal 9
@@@42.91,5475560@@@
Command terminated by signal 9
@@@64.68,8178852@@@
Command terminated by signal 9
@@@129.86,16146628@@@


Time left: 258
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@35.72,4086592@@@
Command terminated by signal 9
@@@47.18,5425780@@@
Command terminated by signal 9
@@@70.92,8089520@@@
Command terminated by signal 9
@@@138.10,16145384@@@


Time left: 120
Time left: 120
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (3 in total)
Each query is verified by 4 parallel strategies for 40 seconds
------------------- QUERY 7 ----------------------
No solution found



Time left: 78
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@31.40,4081656@@@


Time left: 35
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@33.06,4102244@@@


Time left: -2
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1652749835524

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is JoinFreeModules-PT-0100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r129-tall-165271816400186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0100.tgz
mv JoinFreeModules-PT-0100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;