Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2022-input.r075-tall-165260107300646.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r075-tall-165260107300646
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 648K
-rw-r--r-- 1 mcc users 8.9K Apr 30 09:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 30 09:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Apr 30 09:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 30 09:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 5 May 10 09:33 equiv_pt
-rw-r--r-- 1 mcc users 4.2K May 10 09:33 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 10 09:33 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 24 May 10 09:33 instance
-rw-r--r-- 1 mcc users 5 May 10 09:33 iscolored
-rw-r--r-- 1 mcc users 3.7K May 9 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 9 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K May 9 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 9 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 140K May 10 09:33 model.pnml
-rw-r--r-- 1 mcc users 14K Apr 30 11:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 151K Apr 30 11:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 30 10:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Apr 30 10:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K May 9 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 9 07:48 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-00
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-01
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-02
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-03
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-04
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-05
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-06
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-07
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-08
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-09
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-10
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-11
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-12
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-13
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-14
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1654198205650

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

**********************************************
* TAPAAL verifying ReachabilityCardinality *
**********************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2
MF=/home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./ReachabilityCardinality.xml
Solution found by stripping colors (step -1) for query index 0
Solution found by stripping colors (step -1) for query index 1
Solution found by stripping colors (step -1) for query index 2
Solution found by stripping colors (step -1) for query index 4
Solution found by stripping colors (step -1) for query index 5
Solution found by stripping colors (step -1) for query index 6
Solution found by stripping colors (step -1) for query index 8
Solution found by stripping colors (step -1) for query index 9

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 0 was solved

Query is NOT satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 1 was solved

Query is satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 2 was solved

Query is satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 4 was solved

Query is satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 5 was solved

Query is satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 6 was solved

Query is NOT satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 8 was solved

Query is NOT satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 9 was solved

Query is satisfied.

Solved using CPN Approximation



Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-14 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-07 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-15 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-12 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-10 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-03 is satisfied.

Query is MAYBE satisfied.
Time left: 2872
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (8 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 2872 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc -x 4,8,11,12,13,14,15,16 ./model.pnml ./ReachabilityCardinality.xml

Time left: 2141

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (8 in total)
Each query is verified by 4 parallel strategies for 256 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 7.80863 on verification
@@@9.79,123648@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 1 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 2131
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is NOT satisfied.

Spent 0.096683 on verification
Query index 0 was solved

Query is NOT satisfied.

Spent 0.050454 on verification
@@@2.21,124768@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 2 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 2129
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is NOT satisfied.

Spent 4.64338 on verification
@@@6.71,121692@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 3 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 2122
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is NOT satisfied.

Spent 0.592749 on verification
@@@2.77,124356@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 4 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 2119
------------------- QUERY 5 ----------------------
No solution found



Time left: 1861
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 1.12408 on verification
Query index 0 was solved

Query is satisfied.

Spent 1.31235 on verification
@@@3.73,123232@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 6 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 1857
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 11.3775 on verification
@@@14.10,121684@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 7 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 1843
------------------- QUERY 8 ----------------------
No solution found



Time left: 1583
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 2 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 512 seconds)
Time left: 1583
------------------- QUERY 5 ----------------------
Running query 5 for 791 seconds. Remaining: 2 queries and 1583 seconds
No solution found



Time left: 790
------------------- QUERY 8 ----------------------
Running query 8 for 790 seconds. Remaining: 1 queries and 790 seconds
Solution found by sequential processing (step 2)
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Query index 0 was solved

Query is NOT satisfied.

Spent 38.4534 on verification
@@@84.20,357244@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RDFS\ -q\ 40\ -l\ 5\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 8 -n
Query index 0 was solved

Query is NOT satisfied.

Spent 38.4534 on verification
@@@84.20,357244@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RDFS\ -q\ 40\ -l\ 5\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.OeT24TPzvc /home/mcc/BenchKit/bin/tmp/tmp.frc8yGYli2 --binary-query-io 1 -x 8 -n

FORMULA FamilyReunion-COL-L00100M0010C005P005G002-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 706
Time left: 706
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (1 in total)
Each query is verified by 4 parallel strategies for 706 seconds
------------------- QUERY 5 ----------------------
No solution found



Time left: -3
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1654201798996

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00100M0010C005P005G002"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r075-tall-165260107300646"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00100M0010C005P005G002.tgz
mv FamilyReunion-COL-L00100M0010C005P005G002 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;