Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2022-input.r057-tall-165254768000162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is DLCround-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r057-tall-165254768000162
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 572K
-rw-r--r-- 1 mcc users 7.1K Apr 30 08:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Apr 30 08:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Apr 30 08:03 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Apr 30 08:03 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 May 10 09:33 equiv_col
-rw-r--r-- 1 mcc users 4.2K May 10 09:33 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 10 09:33 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4 May 10 09:33 instance
-rw-r--r-- 1 mcc users 6 May 10 09:33 iscolored
-rw-r--r-- 1 mcc users 3.9K May 9 07:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 9 07:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 9 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 9 07:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 325K May 10 09:33 model.pnml
-rw-r--r-- 1 mcc users 1.6K May 9 07:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 9 07:27 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-CTLFireability-00
FORMULA_NAME DLCround-PT-06a-CTLFireability-01
FORMULA_NAME DLCround-PT-06a-CTLFireability-02
FORMULA_NAME DLCround-PT-06a-CTLFireability-03
FORMULA_NAME DLCround-PT-06a-CTLFireability-04
FORMULA_NAME DLCround-PT-06a-CTLFireability-05
FORMULA_NAME DLCround-PT-06a-CTLFireability-06
FORMULA_NAME DLCround-PT-06a-CTLFireability-07
FORMULA_NAME DLCround-PT-06a-CTLFireability-08
FORMULA_NAME DLCround-PT-06a-CTLFireability-09
FORMULA_NAME DLCround-PT-06a-CTLFireability-10
FORMULA_NAME DLCround-PT-06a-CTLFireability-11
FORMULA_NAME DLCround-PT-06a-CTLFireability-12
FORMULA_NAME DLCround-PT-06a-CTLFireability-13
FORMULA_NAME DLCround-PT-06a-CTLFireability-14
FORMULA_NAME DLCround-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1652571187649

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC
MF=/home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
FORMULA DLCround-PT-06a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 2 was solved

Query is NOT satisfied.

FORMULA DLCround-PT-06a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 14 was solved

Query is NOT satisfied.
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (14 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Search strategy option was ignored as the TAR engine is called.
Query index 0 was solved

Query is satisfied.


Solved using Trace Abstraction Refinement

Spent 0.000133 on verification
@@@0.01,7628@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 1 -n

FORMULA DLCround-PT-06a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT TRACE_ABSTRACTION_REFINEMENT
Time left: 3589
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.053391 on verification
@@@0.07,60468@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 2 -n

FORMULA DLCround-PT-06a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@92.65,5586072@@@
Command terminated by signal 9
@@@143.54,8136592@@@
Command terminated by signal 9
@@@289.03,15889960@@@


Time left: 3288
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.055405 on verification
@@@0.07,60336@@@


Query index 0 was solved
Query is satisfied.

Spent 0.057686 on verification
@@@0.11,60312@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 4 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 4 -n

FORMULA DLCround-PT-06a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3288
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.237664 on verification
@@@0.27,60544@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 5 -n

FORMULA DLCround-PT-06a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3287
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.050364 on verification
@@@0.07,60420@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 6 -n

FORMULA DLCround-PT-06a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3287
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@126.70,6722028@@@
Command terminated by signal 9
@@@195.23,8209920@@@


Time left: 2985
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.127461 on verification
@@@0.16,60844@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 8 -n

FORMULA DLCround-PT-06a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2985
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.05636 on verification
@@@0.07,60560@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 9 -n

FORMULA DLCround-PT-06a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2984
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.050992 on verification
@@@0.06,60520@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 10 -n

FORMULA DLCround-PT-06a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2984
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.063021 on verification
@@@0.07,60580@@@


Query index 0 was solved
Query is NOT satisfied.

Spent 0.053733 on verification
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 11 -n

FORMULA DLCround-PT-06a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2984
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.028348 on verification
@@@0.04,58312@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 12 -n

FORMULA DLCround-PT-06a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2983
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@95.10,5526472@@@
Command terminated by signal 9
@@@153.35,8269188@@@


Time left: 2682
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.054451 on verification
@@@0.09,60496@@@


Query index 0 was solved
Query is satisfied.

Spent 0.050025 on verification
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.rfjU5EI0nR /home/mcc/BenchKit/bin/tmp/tmp.QPWeTleWYC --binary-query-io 1 -x 14 -n

FORMULA DLCround-PT-06a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2681
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 3 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 2681
------------------- QUERY 3 ----------------------
Running query 3 for 893 seconds. Remaining: 3 queries and 2681 seconds
No solution found
Command terminated by signal 9
@@@134.16,8098952@@@
Command terminated by signal 9
@@@264.87,16147048@@@


Time left: 2416
------------------- QUERY 7 ----------------------
Running query 7 for 1208 seconds. Remaining: 2 queries and 2416 seconds
No solution found
Command terminated by signal 9
@@@142.68,8304260@@@
Command terminated by signal 9
@@@290.21,16148936@@@


Time left: 2126
------------------- QUERY 13 ----------------------
Running query 13 for 2126 seconds. Remaining: 1 queries and 2126 seconds
No solution found
Command terminated by signal 9
@@@140.19,8535320@@@
Command terminated by signal 9
@@@331.76,16147164@@@


Time left: 1794
Time left: 1794
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (3 in total)
Each query is verified by 4 parallel strategies for 598 seconds
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@61.98,4131644@@@
Command terminated by signal 9
@@@84.33,5517456@@@
Command terminated by signal 9
@@@129.67,8246420@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@256.31,15361944@@@


Time left: 1537
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@69.09,4093044@@@
Command terminated by signal 9
@@@92.95,5456364@@@
Command terminated by signal 9
@@@140.36,8159848@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@272.08,15360180@@@


Time left: 1265
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@64.27,4109948@@@
Command terminated by signal 9
@@@86.80,5503528@@@
Command terminated by signal 9
@@@133.13,8198688@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@259.96,15362016@@@


Time left: 1004
Time left: 1004
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (3 in total)
Each query is verified by 4 parallel strategies for 334 seconds
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@76.95,4920032@@@
Command terminated by signal 9
@@@103.88,6524148@@@
Command terminated by signal 9
@@@159.49,8114052@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@287.87,15362068@@@


Time left: 716
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@68.92,4076912@@@
Command terminated by signal 9
@@@103.99,5419156@@@
Command terminated by signal 9
@@@188.32,8130564@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@322.95,15360060@@@


Time left: 393
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@65.22,4111348@@@
Command terminated by signal 9
@@@89.44,5486724@@@
Command terminated by signal 9
@@@138.82,8212984@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@269.63,15361952@@@


Time left: 123
Time left: 123
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (3 in total)
Each query is verified by 4 parallel strategies for 41 seconds
------------------- QUERY 3 ----------------------
No solution found



Time left: 80
------------------- QUERY 7 ----------------------
No solution found



Time left: 37
------------------- QUERY 13 ----------------------
No solution found



Time left: -4
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1652574781026

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is DLCround-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r057-tall-165254768000162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;