About the Execution of Tapaal for BridgeAndVehicles-COL-V80P50N20
| Execution Summary | |||||
| Max Memory Used (MB)  | 
      Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status  | 
   
| 12659.600 | 3591791.00 | 13856177.00 | 483.10 | F?FTTT???F?F??F? | normal | 
Execution Chart
We display below the execution chart for this examination (boot time has been removed).

Trace from the execution
Formatting '/data/fkordon/mcc2022-input.r021-tall-165251913800146.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
 Generated by BenchKit 2-4028
    Executing tool tapaal
    Input is BridgeAndVehicles-COL-V80P50N20, examination is CTLFireability
    Time confinement is 3600 seconds
    Memory confinement is 16384 MBytes
    Number of cores is 4
    Run identifier is r021-tall-165251913800146
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 292K
-rw-r--r-- 1 mcc users 7.5K Apr 29 22:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users  73K Apr 29 22:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 29 22:04 CTLFireability.txt
-rw-r--r-- 1 mcc users  62K Apr 29 22:04 CTLFireability.xml
-rw-r--r-- 1 mcc users    5 May 10 09:33 equiv_pt
-rw-r--r-- 1 mcc users 4.2K May 10 09:33 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 10 09:33 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users   10 May 10 09:33 instance
-rw-r--r-- 1 mcc users    5 May 10 09:33 iscolored
-rw-r--r-- 1 mcc users 3.9K May  9 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users  22K May  9 07:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May  9 07:08 LTLFireability.txt
-rw-r--r-- 1 mcc users  20K May  9 07:08 LTLFireability.xml
-rw-r--r-- 1 mcc users  45K May 10 09:33 model.pnml
-rw-r--r-- 1 mcc users 1.9K May  9 07:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May  9 07:08 UpperBounds.xml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-00
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-01
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-02
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-03
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-04
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-05
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-06
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-07
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-08
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-09
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-10
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-11
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-12
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-13
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-14
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1652561372808
tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
--->  tapaal  --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout:  3590
Time left:   3590
*************************************
*  TAPAAL verifying CTLFireability  *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42
MF=/home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k
Time left:   3590
---------------------------------------------------
            Step -1: Stripping Colors              
---------------------------------------------------
Verifying stripped models (16 in total)        
/home/mcc/BenchKit/bin/verifypn -n -c -q 718  -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-15
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-14
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-13
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-12
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-11
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-10
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-09
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-08
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-07
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-06
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-05
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-04
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-03
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-02
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-01
Warning: CPN OverApproximation is only available for Reachability queries without deadlock, negated fireability and UpperBounds, skipping BridgeAndVehicles-COL-V80P50N20-CTLFireability-00
WARNING: Could not run CPN over-approximation on any queries, terminating.
Time left:   3590
---------------------------------------------------
            Step 0: Parallel Simplification        
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n  -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
Time left:   2849
---------------------------------------------------
            Step 1: Parallel processing            
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
No solution found
Time left:   2547
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.047685 on verification
@@@0.79,69912@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 2 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   2546
------------------- QUERY 3 ----------------------
No solution found
Time left:   2245
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.050784 on verification
@@@2.31,70388@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 4 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   2242
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 6.94883 on verification
@@@9.27,72912@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 5 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   2232
------------------- QUERY 6 ----------------------
No solution found
Time left:   1931
------------------- QUERY 7 ----------------------
No solution found
Time left:   1629
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.047181 on verification
@@@2.15,69900@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 8 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   1627
------------------- QUERY 9 ----------------------
No solution found
Time left:   1325
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.052458 on verification
@@@2.16,70072@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 10 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   1323
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.106657 on verification
@@@2.20,70292@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 11 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   1320
------------------- QUERY 12 ----------------------
No solution found
Time left:   1019
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.076467 on verification
@@@2.20,70512@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 13 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   1017
------------------- QUERY 14 ----------------------
No solution found
Time left:   715
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.897286 on verification
@@@2.99,71324@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.jWuebRPG9k /home/mcc/BenchKit/bin/tmp/tmp.gfL5efZi42 --binary-query-io 1 -x 15 -n
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO 
Time left:   712
------------------- QUERY 16 ----------------------
No solution found
Time left:   410
---------------------------------------------------
           Step 2: Sequential processing           
---------------------------------------------------
Remaining 8 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left:   410
------------------- QUERY 1 ----------------------
Time left:   410
---------------------------------------------------
            Step 4: Random Parallel processing     
---------------------------------------------------
Doing random parallel verification of individual queries (8  in total)
Each query is verified by 4 parallel strategies for 51 seconds
------------------- QUERY 1 ----------------------
No solution found
Time left:   357
------------------- QUERY 3 ----------------------
No solution found
Time left:   303
------------------- QUERY 6 ----------------------
No solution found
Time left:   250
------------------- QUERY 7 ----------------------
No solution found
Time left:   196
------------------- QUERY 9 ----------------------
No solution found
Time left:   142
------------------- QUERY 12 ----------------------
No solution found
Time left:   89
------------------- QUERY 14 ----------------------
No solution found
Time left:   35
------------------- QUERY 16 ----------------------
No solution found
Time left:   -2
Out of time, terminating!
terminated-with-cleanup
BK_STOP 1652564964599
--------------------
content from stderr:
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P50N20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
	rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo "    Executing tool tapaal"
echo "    Input is BridgeAndVehicles-COL-V80P50N20, examination is CTLFireability"
echo "    Time confinement is $BK_TIME_CONFINEMENT seconds"
echo "    Memory confinement is 16384 MBytes"
echo "    Number of cores is 4"
echo "    Run identifier is r021-tall-165251913800146"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P50N20.tgz
mv BridgeAndVehicles-COL-V80P50N20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
	rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
	echo "The expected result is a vector of positive values"
	echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ]  ; then 
	echo "The expected result is a vector of booleans"
	echo BOOL_VECTOR
else
	echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
	echo "here is the order used to build the result vector(from text file)"
	for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
		echo "FORMULA_NAME $x"
	done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
	echo echo "here is the order used to build the result vector(from xml file)"
	for x in $(grep '
		echo "FORMULA_NAME $x"
	done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
	echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT  bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
	echo
	echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;
