MCC'2021- Execution of r308-tall-162132105100602

About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N08

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
10270.939	704317.00	689726.00	1391.50	F??T??F?F?F?TF?T	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r308-tall-1621
Waiting for the VM to be ready (probing ssh)
................................................
==========================
Generated by BenchKit 2-4028
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N08,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r308-tall-162132105100602
================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 198K May 15 08:57
-rw-r--r-- 1 mcc users 852K May 15 08:57
-rw-r--r-- 1 mcc users 409K May 15 08:57
-rw-r--r-- 1 mcc users 1.5M May 15 08:57
-rw-r--r-- 1 mcc users 37K May 12 08:04
-rw-r--r-- 1 mcc users 120K May 12 08:04
-rw-r--r-- 1 mcc users 56K May 12 08:04
-rw-r--r-- 1 mcc users 165K May 12 08:04
-rw-r--r-- 1 mcc users 1 May 12 08:13
-rw-r--r-- 1 mcc users 19K May 12 04:38
-rw-r--r-- 1 mcc users 58K May 12 04:38
-rw-r--r-- 1 mcc users 33K May 11 18:11
-rw-r--r-- 1 mcc users 109K May 11 18:11
-rw-r--r-- 1 mcc users 6.7K May 12 04:43
-rw-r--r-- 1 mcc users 14K May 12 04:43
-rw-r--r-- 1 mcc users 5 May 12 08:13
-rw-r--r-- 1 mcc users 8 May 12 08:13
-rw-r--r-- 1 mcc users 6 May 12 08:13
-rw-r--r-- 1 mcc users 255K May 12 08:13

--------------------
content from stdout:

=== Data for post analysis generated by

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N08-CTLFi

=== Now, execution of the tool begins

BK_START 1621386573966

starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T3N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-15

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-13

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-12

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-10

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-06

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-03

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-00

FORMULA UtilityControlRoom-PT-Z4T3N08-CTLFireability-08

BK_STOP 1621387278283

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/mod
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/mode
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: LAUNCH task # 50 (type EXCL) for
lola: time limit : 108 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 4/162 4/32

Time elapsed: 24 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 9/162 7/32

Time elapsed: 29 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 14/162 9/32

Time elapsed: 34 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 19/162 12/32

Time elapsed: 39 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 24/162 15/32

Time elapsed: 44 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 29/162 17/32

Time elapsed: 49 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 34/162 20/32

Time elapsed: 54 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 39/162 22/32

Time elapsed: 59 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 44/162 25/32

Time elapsed: 64 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 49/162 27/32

Time elapsed: 69 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 54/162 30/32

Time elapsed: 74 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
50 AGEF EXCL 59/162 32/32

Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 70 (type EXCL) for
lola: time limit : 167 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL)
lola: result : true
lola: markings : 3795
lola: fired transitions : 6101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for
lola: time limit : 175 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 5/175 3/32

Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 10/175 5/32

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 15/175 7/32

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 20/175 9/32

Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 25/175 11/32

Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 30/175 13/32

Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 35/175 15/32

Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 40/175 17/32

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 45/175 19/32

Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 50/175 21/32

Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 55/175 23/32

Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 60/175 24/32

Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 65/175 26/32

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 70/175 28/32

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
67 CTL EXCL 75/175 30/32

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL)
lola: result : false
lola: markings : 101
lola: fired transitions : 105
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for
lola: time limit : 190 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL)
lola: result : true
lola: markings : 591
lola: fired transitions : 915
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for
lola: time limit : 202 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 5/202 5/32

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 10/202 9/32

Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 15/202 13/32

Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 20/202 16/32

Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 25/202 19/32

Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 30/202 23/32

Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 35/202 26/32

Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 40/202 29/32

Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
58 CTL EXCL 45/202 32/32

Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL)
lola: result : false
lola: markings : 240
lola: fired transitions : 487
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL)
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL)
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 5/282 5/32

Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 10/282 10/32

Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 15/282 14/32

Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 20/282 19/32

Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 25/282 23/32

Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 30/282 27/32

Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
26 CTL EXCL 35/282 31/32

Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for
lola: time limit : 304 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL)
lola: result : false
lola: markings : 249
lola: fired transitions : 532
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for
lola: time limit : 334 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 5/334 3/32

Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 10/334 5/32

Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 15/334 6/32

Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 20/334 8/32

Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 25/334 10/32

Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 30/334 12/32

Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 35/334 13/32

Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 40/334 15/32

Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 45/334 17/32

Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 50/334 18/32

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 55/334 20/32

Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 60/334 22/32

Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 65/334 23/32

Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 70/334 25/32

Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 75/334 26/32

Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 80/334 28/32

Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 85/334 30/32

Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
17 CTL EXCL 90/334 31/32

Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for
lola: time limit : 361 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL)
lola: result : true
lola: markings : 59
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for
lola: time limit : 406 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 5/406 2/32

Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 10/406 3/32

Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 15/406 4/32

Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 20/406 5/32

Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 25/406 5/32

Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 30/406 6/32

Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 35/406 7/32

Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 40/406 8/32

Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 45/406 9/32

Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 50/406 10/32

Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 55/406 11/32

Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 60/406 12/32

Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 65/406 12/32

Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 70/406 13/32

Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 75/406 14/32

Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 80/406 15/32

Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 85/406 16/32

Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 90/406 17/32

Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 95/406 17/32

Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 100/406 18/32

Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 105/406 19/32

Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 110/406 20/32

Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 115/406 21/32

Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 120/406 21/32

Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 125/406 22/32

Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 130/406 23/32

Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 135/406 24/32

Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 140/406 25/32

Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 145/406 25/32

Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 150/406 26/32

Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 155/406 27/32

Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 160/406 28/32

Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 165/406 29/32

Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 170/406 29/32

Time elapsed: 519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 175/406 30/32

Time elapsed: 524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 180/406 31/32

Time elapsed: 529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
11 CTL EXCL 185/406 32/32

Time elapsed: 534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 5/437 4/32

Time elapsed: 544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 10/437 6/32

Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 15/437 9/32

Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 20/437 11/32

Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 25/437 13/32

Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 30/437 16/32

Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 35/437 18/32

Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 40/437 20/32

Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 45/437 22/32

Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 50/437 24/32

Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 55/437 26/32

Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 60/437 28/32

Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 65/437 30/32

Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
8 CTL EXCL 70/437 32/32

Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 5 (type EXCL) for
lola: time limit : 497 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for
lola: time limit : 597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL)
lola: result : true
lola: markings : 36
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for
lola: time limit : 995 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL)
lola: result : true
lola: markings : 40
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for
lola: time limit : 1493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL)
lola: result : false
lola: markings : 41
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for
lola: time limit : 2986 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 5/2986 3/32

Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 10/2986 4/32

Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 15/2986 6/32

Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 20/2986 8/32

Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 25/2986 10/32

Time elapsed: 639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 30/2986 12/32

Time elapsed: 644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 35/2986 14/32

Time elapsed: 649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 40/2986 16/32

Time elapsed: 654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 45/2986 18/32

Time elapsed: 659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 50/2986 19/32

Time elapsed: 664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 55/2986 21/32

Time elapsed: 669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 60/2986 23/32

Time elapsed: 674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 65/2986 25/32

Time elapsed: 679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 70/2986 27/32

Time elapsed: 684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 75/2986 29/32

Time elapsed: 689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 80/2986 30/32

Time elapsed: 694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
20 CTL EXCL 85/2986 32/32

Time elapsed: 699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N08-CTLFireability-15:

Time elapsed: 704 secs. Pages in use: 32
32105100602.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off ...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... =========================================== examination is CTLFireability ===================== CTLCardinality.txt CTLCardinality.xml CTLFireability.txt CTLFireability.xml LTLCardinality.txt LTLCardinality.xml LTLFireability.txt LTLFireability.xml NewModel ReachabilityCardinality.txt ReachabilityCardinality.xml ReachabilityFireability.txt ReachabilityFireability.xml UpperBounds.txt UpperBounds.xml equiv_col instance iscolored model.pnml BenchKit (invocation template) vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT el.pnml l.pnml /CTLFireability.xml k:322 k:334 k:296 k:325 k:334 k:296 k:325 k:328 k:296 k:325 k:334 k:296 k:325 k:337 k:322 k:337 k:317 k:322 k:334 k:299 k:317 k:322 k:337 k:296 k:296 k:296 k:296 k:314 k:322 k:334 k:296 k:296 k:250 k:322 k:331 k:314 k:322 k:334 k:296 k:314 k:325 k:331 k:322 k:328 k:296 k:322 k:334 k:325 k:328 k:296 k:322 k:328 k:322 k:331 k:317 k:296 k:325 k:328 k:296 k:325 k:331 k:325 k:328 k:314 k:299 k:322 k:331 k:299 k:325 k:328 k:314 k:325 k:334 k:296 k:322 k:337 k:296 k:296 k:325 k:337 k:296 k:296 k:322 k:340 k:299 k:299 k:253 k:253 k:253 k:317 k:296 k:317 k:325 k:334 k:296 k:317 k:325 k:337 k:296 k:296 k:296 k:325 k:337 k:296 k:322 k:337 k:296 k:296 k:454 k:472 k:325 k:328 k:325 k:331 k:296 k:253 k:253 k:322 k:334 k:317 k:322 k:331 k:296 k:314 k:296 k:325 k:334 k:296 k:454 k:325 k:331 k:325 k:328 k:317 k:296 k:322 k:328 k:296 k:460 k:547 k:550 k:322 k:328 k:296 k:250 k:322 k:337 k:296 k:296 k:322 k:331 k:296 k:250 k:250 k:469 k:314 k:296 k:314 k:296 k:325 k:328 k:296 k:322 k:337 k:325 k:337 k:322 k:331 k:296 k:317 k:299 k:317 k:299 k:322 k:331 k:299 k:325 k:337 k:296 k:322 k:337 k:296 k:322 k:334 k:296 k:250 k:250 k:250 k:325 k:337 k:296 k:296 k:322 k:340 k:299 k:299 k:253 k:314 k:296 k:325 k:334 k:296 k:325 k:337 k:296 k:296 places removed k:703 31 UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 k:806 k:811 k:813 k:811 k:806 k:808 k:808 k:815 k:807 k:810 k:815 k:810 k:812 k:807 k:812 k:812 k:811 k:811 k:806 k:809 k:812 k:806 k:813 k:811 k:809 k:814 k:808 k:749 k:787 k:807 k:810 k:810 k:807 k:815 k:807 k:809 k:809 k:811 k:807 k:812 k:810 k:811 k:812 k:815 k:810 k:815 k:808 k:808 k:809 k:806 k:813 k:807 k:807 k:809 k:806 k:812 k:814 k:811 k:809 k:814 k:806 k:813 k:811 k:809 k:807 k:808 k:812 k:807 k:809 k:815 k:806 k:808 k:811 k:812 k:812 k:808 k:806 k:812 k:809 k:809 k:813 k:730 k:807 k:806 k:813 k:811 k:807 k:808 k:714 k:808 k:811 k:813 k:810 k:808 k:813 k:809 k:811 k:807 k:807 k:812 k:811 k:809 k:812 k:808 k:812 k:814 k:806 k:808 k:812 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 734419 m, 146883 m/sec, 1179476 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 1447894 m, 142695 m/sec, 2420413 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 2127848 m, 135990 m/sec, 3637750 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 2790517 m, 132533 m/sec, 4847668 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 3438182 m, 129533 m/sec, 6047449 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 4073786 m, 127120 m/sec, 7233066 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 4697815 m, 124805 m/sec, 8409468 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 5313815 m, 123200 m/sec, 9580226 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 5919907 m, 121218 m/sec, 10739471 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 6524802 m, 120979 m/sec, 11898784 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 7121854 m, 119410 m/sec, 13053505 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 7713068 m, 118242 m/sec, 14202868 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS 69 UtilityControlRoom-PT-Z4T3N08-CTLFireability-15 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-15 66 UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 383507 m, 76701 m/sec, 1923292 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 749997 m, 73298 m/sec, 3780228 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 1099577 m, 69916 m/sec, 5587417 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 1441057 m, 68296 m/sec, 7358049 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 1777886 m, 67365 m/sec, 9102988 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 2107071 m, 65837 m/sec, 10820698 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 2432676 m, 65121 m/sec, 12529141 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 2755089 m, 64482 m/sec, 14224155 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 3072684 m, 63519 m/sec, 15904618 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 3392718 m, 64006 m/sec, 17574797 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 3706603 m, 62777 m/sec, 19229383 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 4019466 m, 62572 m/sec, 20883777 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 4327222 m, 61551 m/sec, 22509769 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 4633000 m, 61155 m/sec, 24127342 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 4936291 m, 60658 m/sec, 25737107 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 63 UtilityControlRoom-PT-Z4T3N08-CTLFireability-13 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-13 60 UtilityControlRoom-PT-Z4T3N08-CTLFireability-12 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-12 57 UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 671964 m, 134392 m/sec, 1884968 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 1278048 m, 121216 m/sec, 3623893 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 1848214 m, 114033 m/sec, 5271498 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 2404426 m, 111242 m/sec, 6891293 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 2952532 m, 109621 m/sec, 8489593 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 3491564 m, 107806 m/sec, 10063158 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 4026674 m, 107022 m/sec, 11630540 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 4549593 m, 104583 m/sec, 13166688 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 5066686 m, 103418 m/sec, 14681555 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 5 0 0 6 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 54 UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-10 31 UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 31 UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 25 UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 943502 m, 188700 m/sec, 1487034 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 1777357 m, 166771 m/sec, 2862695 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 2626905 m, 169909 m/sec, 4225595 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 3487483 m, 172115 m/sec, 5584274 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 4295192 m, 161541 m/sec, 6908517 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 5098275 m, 160616 m/sec, 8219996 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 5958354 m, 172015 m/sec, 9575436 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 22 UtilityControlRoom-PT-Z4T3N08-CTLFireability-06 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-06 16 UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 360123 m, 72024 m/sec, 1450530 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 707079 m, 69391 m/sec, 2835920 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 1038634 m, 66311 m/sec, 4180177 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 1358409 m, 63955 m/sec, 5483372 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 1676663 m, 63650 m/sec, 6788209 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 1985814 m, 61830 m/sec, 8072638 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 2292306 m, 61298 m/sec, 9336133 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 2592362 m, 60011 m/sec, 10588275 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 2888639 m, 59255 m/sec, 11826983 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 3182561 m, 58784 m/sec, 13055313 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 3474822 m, 58452 m/sec, 14282237 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 3764826 m, 58000 m/sec, 15509699 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 4056286 m, 58292 m/sec, 16737034 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 4345001 m, 57743 m/sec, 17937685 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 4631405 m, 57280 m/sec, 19146341 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 4913172 m, 56353 m/sec, 20335853 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 5194331 m, 56231 m/sec, 21529843 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 5474639 m, 56061 m/sec, 22719542 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 13 UtilityControlRoom-PT-Z4T3N08-CTLFireability-03 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-03 10 UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 180834 m, 36166 m/sec, 522082 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 356128 m, 35058 m/sec, 1031837 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 530804 m, 34935 m/sec, 1536974 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 699363 m, 33711 m/sec, 2042546 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 864052 m, 32937 m/sec, 2545166 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1021008 m, 31391 m/sec, 3025667 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1178919 m, 31582 m/sec, 3504511 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1333419 m, 30900 m/sec, 3985504 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1487159 m, 30748 m/sec, 4458661 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1640509 m, 30670 m/sec, 4938106 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1792576 m, 30413 m/sec, 5414433 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 1944294 m, 30343 m/sec, 5895504 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2095945 m, 30330 m/sec, 6370697 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2246115 m, 30034 m/sec, 6843085 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2396210 m, 30019 m/sec, 7312926 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2545959 m, 29949 m/sec, 7790258 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2694229 m, 29654 m/sec, 8262834 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2842230 m, 29600 m/sec, 8731397 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 2988976 m, 29349 m/sec, 9202496 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3136494 m, 29503 m/sec, 9670097 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3282224 m, 29146 m/sec, 10137284 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3427893 m, 29133 m/sec, 10603670 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3573689 m, 29159 m/sec, 11072608 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3719867 m, 29235 m/sec, 11545917 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 3865390 m, 29104 m/sec, 12016210 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4010559 m, 29033 m/sec, 12479888 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4157279 m, 29344 m/sec, 12941832 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4302137 m, 28971 m/sec, 13406258 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4446487 m, 28870 m/sec, 13869318 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4590571 m, 28816 m/sec, 14335509 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4734739 m, 28833 m/sec, 14798757 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 4878037 m, 28659 m/sec, 15261894 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5020809 m, 28554 m/sec, 15726593 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5163689 m, 28576 m/sec, 16191931 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5305654 m, 28393 m/sec, 16653309 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5448106 m, 28490 m/sec, 17116304 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 5590764 m, 28531 m/sec, 17574576 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 7 UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 534195 m, 106839 m/sec, 1547081 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 1010674 m, 95295 m/sec, 2993888 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 1453250 m, 88515 m/sec, 4352813 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 1873227 m, 83995 m/sec, 5670896 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 2284953 m, 82345 m/sec, 6961361 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 2684273 m, 79864 m/sec, 8231826 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 3077782 m, 78701 m/sec, 9485634 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 3464512 m, 77346 m/sec, 10721538 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 3842461 m, 75589 m/sec, 11943755 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 4223672 m, 76242 m/sec, 13153492 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 4593906 m, 74046 m/sec, 14348671 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 4961971 m, 73613 m/sec, 15538493 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 5325763 m, 72758 m/sec, 16721257 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 5688676 m, 72582 m/sec, 17896314 t fired, . UtilityControlRoom-PT-Z4T3N08-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CONJ 0 2 0 0 2 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 8 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 0 UtilityControlRoom-PT-Z4T3N08-CTLFireability-00 UtilityControlRoom-PT-Z4T3N08-CTLFireability-00 31 UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-09 0 UtilityControlRoom-PT-Z4T3N08-CTLFireability-00 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-00 28 UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 for UtilityControlRoom-PT-Z4T3N08-CTLFireability-08 19 UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 350747 m, 70149 m/sec, 1485068 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 690916 m, 68033 m/sec, 2918704 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1031635 m, 68143 m/sec, 4306217 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1360741 m, 65821 m/sec, 5658928 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 1690243 m, 65900 m/sec, 6986974 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2017137 m, 65378 m/sec, 8297179 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2339067 m, 64386 m/sec, 9598910 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 2687296 m, 69645 m/sec, 10857359 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3054302 m, 73401 m/sec, 12099224 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3389390 m, 67017 m/sec, 13343229 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 3743254 m, 70772 m/sec, 14572253 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4093248 m, 69998 m/sec, 15794856 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4426748 m, 66700 m/sec, 17021947 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 4756309 m, 65912 m/sec, 18254942 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5114779 m, 71694 m/sec, 19471741 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5457021 m, 68448 m/sec, 20682089 t fired, . VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 5798266 m, 68249 m/sec, 21863891 t fired, . for UtilityControlRoom-PT-Z4T3N08-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space / EG CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 9 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS VALUE PRODUCED BY CONJ false state space / EG CTL unknown AGGR CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL false CTL model checker CONJ unknown CONJ CTL false CTL model checker CTL unknown AGGR CTL true CTL model checker CTL false CTL model checker CTL unknown AGGR CTL true CTL model checker

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r308-tall-162132105100602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N08.tgz
mv UtilityControlRoom-PT-Z4T3N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;