fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r289-tall-162124152900722
Last Updated
Jun 28, 2021

About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S32C03

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16147.151 1844228.00 2630447.00 3125.50 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152900722.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S32C03, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152900722
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 35M
-rw-r--r-- 1 mcc users 61K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 209K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 35K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 114K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K May 12 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 12 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K May 12 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 12 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 6.4K May 11 19:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K May 11 19:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 11 16:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K May 11 16:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 7 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 35M May 12 08:13 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621312758110

starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C03
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

BK_STOP 1621314602338

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:454
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 64.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 105.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 74.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 9.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-02: EGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-03: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-05: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C03-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 411 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C03"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S32C03, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152900722"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C03.tgz
mv MultiCrashLeafsetExtension-PT-S32C03 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;