Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152700583.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S16C03, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152700583
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.4M
-rw-r--r-- 1 mcc users 50K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 176K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 84K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.6K May 12 07:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 12 07:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K May 12 07:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 12 07:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 5.7K May 11 18:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K May 11 18:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.0K May 11 15:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K May 11 15:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 7 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 6.9M May 12 08:13 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME gen-ReachabilityFireability-00
FORMULA_NAME gen-ReachabilityFireability-01
FORMULA_NAME gen-ReachabilityFireability-02
FORMULA_NAME gen-ReachabilityFireability-03
FORMULA_NAME gen-ReachabilityFireability-04
FORMULA_NAME gen-ReachabilityFireability-05
FORMULA_NAME gen-ReachabilityFireability-06
FORMULA_NAME gen-ReachabilityFireability-07
FORMULA_NAME gen-ReachabilityFireability-08
FORMULA_NAME gen-ReachabilityFireability-09
FORMULA_NAME gen-ReachabilityFireability-10
FORMULA_NAME gen-ReachabilityFireability-11
FORMULA_NAME gen-ReachabilityFireability-12
FORMULA_NAME gen-ReachabilityFireability-13
FORMULA_NAME gen-ReachabilityFireability-14
FORMULA_NAME gen-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1621295264004

starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S16C03
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA gen-ReachabilityFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621295297476

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type CNST) for 45 gen-ReachabilityFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 gen-ReachabilityFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 46 (type CNST) for gen-ReachabilityFireability-15
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 43 (type CNST) for 42 gen-ReachabilityFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 gen-ReachabilityFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for gen-ReachabilityFireability-11
lola: result : false
lola: FINISHED task # 40 (type CNST) for gen-ReachabilityFireability-13
lola: result : false
lola: FINISHED task # 43 (type CNST) for gen-ReachabilityFireability-14
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityFireability-11: INITIAL false preprocessing
gen-ReachabilityFireability-13: INITIAL false preprocessing
gen-ReachabilityFireability-14: INITIAL false preprocessing
gen-ReachabilityFireability-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-02: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-05: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-06: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-07: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-10: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 17 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 0 gen-ReachabilityFireability-00
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 0 gen-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 0 gen-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SRCH) for 0 gen-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-49.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityFireability-11: INITIAL false preprocessing
gen-ReachabilityFireability-13: INITIAL false preprocessing
gen-ReachabilityFireability-14: INITIAL false preprocessing
gen-ReachabilityFireability-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityFireability-00: EF 0 1 4 0 1 0 0 0
gen-ReachabilityFireability-01: EF 0 5 0 0 1 0 0 0
gen-ReachabilityFireability-02: AG 5 0 0 0 1 0 0 0
gen-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-05: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-06: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-07: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-10: AG 0 0 0 0 1 0 0 0
gen-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 3/892 0/5 gen-ReachabilityFireability-00 26226 t fired, 1441 attempts, .
49 EF STEQ 3/892 0/5 gen-ReachabilityFireability-00 sara is running.
51 EF SRCH 3/892 1/5 gen-ReachabilityFireability-00 16847 m, 3369 m/sec, 19467 t fired, .
52 EF EXCL 3/298 2/32 gen-ReachabilityFireability-00 49944 m, 9988 m/sec, 58958 t fired, .

Time elapsed: 22 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 51 (type SRCH) for gen-ReachabilityFireability-00
lola: result : false
lola: markings : 26488
lola: fired transitions : 30851
lola: time used : 4.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for gen-ReachabilityFireability-00 (obsolete)
lola: CANCELED task # 49 (type EQUN) for gen-ReachabilityFireability-00 (obsolete)
lola: CANCELED task # 52 (type EXCL) for gen-ReachabilityFireability-00 (obsolete)
lola: LAUNCH task # 78 (type EXCL) for 12 gen-ReachabilityFireability-04
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 21 gen-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 21 gen-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 21 gen-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type FNDP) for gen-ReachabilityFireability-00
lola: result : unknown
lola: fired transitions : 45753
lola: tried executions : 2519
lola: time used : 4.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 49 (type EQUN) for gen-ReachabilityFireability-00
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 78 (type EXCL) for gen-ReachabilityFireability-04
lola: result : true
lola: markings : 2245
lola: fired transitions : 2627
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 6 gen-ReachabilityFireability-02
lola: time limit : 357 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-82.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 65 (type EXCL) for gen-ReachabilityFireability-02
lola: result : true
lola: markings : 59145
lola: fired transitions : 69864
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 124 (type EXCL) for 9 gen-ReachabilityFireability-03
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 124 (type EXCL) for gen-ReachabilityFireability-03
lola: result : true
lola: markings : 2257
lola: fired transitions : 2642
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 118 (type EXCL) for 27 gen-ReachabilityFireability-09
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 84 (type SRCH) for gen-ReachabilityFireability-07
lola: result : false
lola: markings : 26590
lola: fired transitions : 31011
lola: time used : 2.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for gen-ReachabilityFireability-07 (obsolete)
lola: CANCELED task # 82 (type EQUN) for gen-ReachabilityFireability-07 (obsolete)
lola: LAUNCH task # 87 (type FNDP) for 24 gen-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type EQUN) for 24 gen-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 90 (type SRCH) for 24 gen-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for gen-ReachabilityFireability-07
lola: result : unknown
lola: fired transitions : 26669
lola: tried executions : 1460
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 82 (type EQUN) for gen-ReachabilityFireability-07
lola: result : unknown
lola: FINISHED task # 90 (type SRCH) for gen-ReachabilityFireability-08
lola: result : true
lola: markings : 94
lola: fired transitions : 107
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for gen-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 88 (type EQUN) for gen-ReachabilityFireability-08 (obsolete)
lola: LAUNCH task # 100 (type FNDP) for 15 gen-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type EQUN) for 15 gen-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SRCH) for 15 gen-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 87 (type FNDP) for gen-ReachabilityFireability-08
lola: result : true
lola: fired transitions : 31
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 118 (type EXCL) for gen-ReachabilityFireability-09
lola: result : true
lola: markings : 22445
lola: fired transitions : 26492
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 98 (type EXCL) for 30 gen-ReachabilityFireability-10
lola: time limit : 714 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-88.sara.
lola: FINISHED task # 98 (type EXCL) for gen-ReachabilityFireability-10
lola: result : true
lola: markings : 2442
lola: fired transitions : 2860
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 111 (type EXCL) for 36 gen-ReachabilityFireability-12
lola: time limit : 893 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-101.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityFireability-00: EF false tandem / insertion
gen-ReachabilityFireability-02: AG false tandem / relaxed
gen-ReachabilityFireability-03: EF true tandem / relaxed
gen-ReachabilityFireability-04: AG false tandem / relaxed
gen-ReachabilityFireability-07: AG true tandem / insertion
gen-ReachabilityFireability-08: EF true tandem / insertion
gen-ReachabilityFireability-09: AG false tandem / relaxed
gen-ReachabilityFireability-10: AG false tandem / relaxed
gen-ReachabilityFireability-11: INITIAL false preprocessing
gen-ReachabilityFireability-13: INITIAL false preprocessing
gen-ReachabilityFireability-14: INITIAL false preprocessing
gen-ReachabilityFireability-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityFireability-01: EF 0 5 0 0 1 0 0 0
gen-ReachabilityFireability-05: EF 0 2 3 0 1 0 0 0
gen-ReachabilityFireability-06: EF 0 5 0 0 1 0 0 0
gen-ReachabilityFireability-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF FNDP 1/595 0/5 gen-ReachabilityFireability-05 14261 t fired, 762 attempts, .
101 EF STEQ 1/714 0/5 gen-ReachabilityFireability-05 sara is running.
103 EF SRCH 1/714 1/5 gen-ReachabilityFireability-05 20519 m, 4103 m/sec, 23061 t fired, .
111 EF EXCL 1/893 2/32 gen-ReachabilityFireability-12 37319 m, 7463 m/sec, 44075 t fired, .

Time elapsed: 27 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 103 (type SRCH) for gen-ReachabilityFireability-05
lola: result : false
lola: markings : 31253
lola: fired transitions : 35674
lola: time used : 2.000000
lola: memory pages used : 2
lola: CANCELED task # 100 (type FNDP) for gen-ReachabilityFireability-05 (obsolete)
lola: CANCELED task # 101 (type EQUN) for gen-ReachabilityFireability-05 (obsolete)
lola: LAUNCH task # 54 (type FNDP) for 3 gen-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 3 gen-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type SRCH) for 3 gen-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 100 (type FNDP) for gen-ReachabilityFireability-05
lola: result : unknown
lola: fired transitions : 28007
lola: tried executions : 1502
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type EQUN) for gen-ReachabilityFireability-05
lola: result : unknown
lola: FINISHED task # 54 (type FNDP) for gen-ReachabilityFireability-01
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for gen-ReachabilityFireability-01 (obsolete)
lola: CANCELED task # 57 (type SRCH) for gen-ReachabilityFireability-01 (obsolete)
lola: LAUNCH task # 67 (type FNDP) for 18 gen-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 18 gen-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 18 gen-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-55.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-68.sara.
lola: FINISHED task # 111 (type EXCL) for gen-ReachabilityFireability-12
lola: result : false
lola: markings : 192630
lola: fired transitions : 228169
lola: time used : 6.000000
lola: memory pages used : 7
lola: LAUNCH task # 71 (type EXCL) for 18 gen-ReachabilityFireability-06
lola: time limit : 3568 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityFireability-00: EF false tandem / insertion
gen-ReachabilityFireability-01: EF true findpath
gen-ReachabilityFireability-02: AG false tandem / relaxed
gen-ReachabilityFireability-03: EF true tandem / relaxed
gen-ReachabilityFireability-04: AG false tandem / relaxed
gen-ReachabilityFireability-05: EF false tandem / insertion
gen-ReachabilityFireability-07: AG true tandem / insertion
gen-ReachabilityFireability-08: EF true tandem / insertion
gen-ReachabilityFireability-09: AG false tandem / relaxed
gen-ReachabilityFireability-10: AG false tandem / relaxed
gen-ReachabilityFireability-11: INITIAL false preprocessing
gen-ReachabilityFireability-12: AG true tandem / relaxed
gen-ReachabilityFireability-13: INITIAL false preprocessing
gen-ReachabilityFireability-14: INITIAL false preprocessing
gen-ReachabilityFireability-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityFireability-06: EF 0 1 4 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 EF FNDP 4/1782 0/5 gen-ReachabilityFireability-06 49209 t fired, 2332 attempts, .
68 EF STEQ 4/3568 0/5 gen-ReachabilityFireability-06 sara is running.
70 EF SRCH 4/3568 2/5 gen-ReachabilityFireability-06 50067 m, 10013 m/sec, 56980 t fired, .
71 EF EXCL 0/3568 1/32 gen-ReachabilityFireability-06 2843 m, 568 m/sec, 3335 t fired, .

Time elapsed: 32 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 70 (type SRCH) for gen-ReachabilityFireability-06
lola: result : false
lola: markings : 58662
lola: fired transitions : 67022
lola: time used : 5.000000
lola: memory pages used : 2
lola: CANCELED task # 67 (type FNDP) for gen-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 68 (type EQUN) for gen-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 71 (type EXCL) for gen-ReachabilityFireability-06 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityFireability-00: EF false tandem / insertion
gen-ReachabilityFireability-01: EF true findpath
gen-ReachabilityFireability-02: AG false tandem / relaxed
gen-ReachabilityFireability-03: EF true tandem / relaxed
gen-ReachabilityFireability-04: AG false tandem / relaxed
gen-ReachabilityFireability-05: EF false tandem / insertion
gen-ReachabilityFireability-06: EF false tandem / insertion
gen-ReachabilityFireability-07: AG true tandem / insertion
gen-ReachabilityFireability-08: EF true tandem / insertion
gen-ReachabilityFireability-09: AG false tandem / relaxed
gen-ReachabilityFireability-10: AG false tandem / relaxed
gen-ReachabilityFireability-11: INITIAL false preprocessing
gen-ReachabilityFireability-12: AG true tandem / relaxed
gen-ReachabilityFireability-13: INITIAL false preprocessing
gen-ReachabilityFireability-14: INITIAL false preprocessing
gen-ReachabilityFireability-15: INITIAL false preprocessing


Time elapsed: 33 secs. Pages in use: 9

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C03"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S16C03, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152700583"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C03.tgz
mv MultiCrashLeafsetExtension-PT-S16C03 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;