About the Execution of LoLA for LeafsetExtension-PT-S64C3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16096.544 | 1886557.00 | 2642978.00 | 4214.30 | ???????????????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152700554.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is LeafsetExtension-PT-S64C3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152700554
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 33M
-rw-r--r-- 1 mcc users 36K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 134K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 33K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 110K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.8K May 12 07:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 12 07:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K May 12 07:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 12 07:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 4.2K May 11 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K May 11 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.3K May 11 15:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K May 11 15:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 6 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 33M May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S64C3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621292379653
starting LoLA
BK_INPUT LeafsetExtension-PT-S64C3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA LeafsetExtension-PT-S64C3-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621294266210
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 4.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type SKEL/FNDP) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/SRCH) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 73 (type SKEL/FNDP) for LeafsetExtension-PT-S64C3-CTLFireability-12
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 74 (type EQUN) for LeafsetExtension-PT-S64C3-CTLFireability-12 (obsolete)
lola: CANCELED task # 75 (type SRCH) for LeafsetExtension-PT-S64C3-CTLFireability-12 (obsolete)
lola: CANCELED task # 76 (type SRCH) for LeafsetExtension-PT-S64C3-CTLFireability-12 (obsolete)
lola: FINISHED task # 74 (type SKEL/EQUN) for LeafsetExtension-PT-S64C3-CTLFireability-12
lola: result : unknown
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 77 (type SKEL/SRCH) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/SRCH) for LeafsetExtension-PT-S64C3-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 7 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1645 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 78 (type SKEL/SRCH) for 36 LeafsetExtension-PT-S64C3-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/SRCH) for LeafsetExtension-PT-S64C3-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1650 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1655 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1660 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1665 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1670 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1675 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1680 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1685 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1690 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1695 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1700 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1705 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1710 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1715 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1720 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1725 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1730 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1735 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1740 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1745 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1750 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1755 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1760 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1765 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1770 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1775 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1780 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1785 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 70 (type EXCL) for 69 LeafsetExtension-PT-S64C3-CTLFireability-15
lola: time limit : 90 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for LeafsetExtension-PT-S64C3-CTLFireability-15
lola: result : false
lola: markings : 13
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1790 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 8 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1795 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1800 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1805 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1810 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1815 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1820 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1825 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1830 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1835 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1840 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1845 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1850 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1855 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1860 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1865 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1870 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 9 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1875 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 10 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1880 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S64C3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S64C3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-12: DISJ 0 0 0 0 10 0 0 2
LeafsetExtension-PT-S64C3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
LeafsetExtension-PT-S64C3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1885 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 412 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S64C3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152700554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C3.tgz
mv LeafsetExtension-PT-S64C3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;