About the Execution of LoLA for LeafsetExtension-PT-S16C3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2482.296 | 367143.00 | 363653.00 | 639.50 | F?TTTFFT?TTFF?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152600506.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is LeafsetExtension-PT-S16C3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152600506
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.8M
-rw-r--r-- 1 mcc users 50K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 190K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 40K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 133K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.2K May 12 07:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 12 07:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K May 12 07:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 12 07:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 5.7K May 11 18:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K May 11 18:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 11 15:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 11 15:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 6 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 2.3M May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621285673086
starting LoLA
BK_INPUT LeafsetExtension-PT-S16C3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621286040229
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type EXCL) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 63 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 61 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-07 (obsolete)
lola: CANCELED task # 62 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-07 (obsolete)
lola: CANCELED task # 64 (type SRCH) for LeafsetExtension-PT-S16C3-CTLFireability-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type EXCL) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type FNDP) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type SRCH) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: CANCELED task # 65 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: CANCELED task # 67 (type SRCH) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: FINISHED task # 61 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-62.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 60 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S16C3-CTLFireability-05
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 62 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 65 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 4/211 3/32 LeafsetExtension-PT-S16C3-CTLFireability-05 278149 m, 55629 m/sec, 485505 t fired, .
Time elapsed: 17 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 9/211 6/32 LeafsetExtension-PT-S16C3-CTLFireability-05 656101 m, 75590 m/sec, 1128406 t fired, .
Time elapsed: 22 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 14/211 10/32 LeafsetExtension-PT-S16C3-CTLFireability-05 1018642 m, 72508 m/sec, 1750848 t fired, .
Time elapsed: 27 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 19/211 12/32 LeafsetExtension-PT-S16C3-CTLFireability-05 1354976 m, 67266 m/sec, 2356867 t fired, .
Time elapsed: 32 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 24/211 15/32 LeafsetExtension-PT-S16C3-CTLFireability-05 1713893 m, 71783 m/sec, 2977954 t fired, .
Time elapsed: 37 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 29/211 18/32 LeafsetExtension-PT-S16C3-CTLFireability-05 2062361 m, 69693 m/sec, 3578722 t fired, .
Time elapsed: 42 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: EG 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EG EXCL 34/211 21/32 LeafsetExtension-PT-S16C3-CTLFireability-05 2416599 m, 70847 m/sec, 4184629 t fired, .
Time elapsed: 47 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-05
lola: result : false
lola: markings : 2722098
lola: fired transitions : 4730055
lola: time used : 38.000000
lola: memory pages used : 24
lola: LAUNCH task # 58 (type EXCL) for 57 LeafsetExtension-PT-S16C3-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 1/221 1/32 LeafsetExtension-PT-S16C3-CTLFireability-15 11974 m, 2394 m/sec, 39960 t fired, .
Time elapsed: 52 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 6/221 3/32 LeafsetExtension-PT-S16C3-CTLFireability-15 175202 m, 32645 m/sec, 590562 t fired, .
Time elapsed: 57 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 11/221 5/32 LeafsetExtension-PT-S16C3-CTLFireability-15 333679 m, 31695 m/sec, 1123229 t fired, .
Time elapsed: 62 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 16/221 6/32 LeafsetExtension-PT-S16C3-CTLFireability-15 485020 m, 30268 m/sec, 1652944 t fired, .
Time elapsed: 67 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 21/221 8/32 LeafsetExtension-PT-S16C3-CTLFireability-15 634817 m, 29959 m/sec, 2186477 t fired, .
Time elapsed: 72 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 26/221 10/32 LeafsetExtension-PT-S16C3-CTLFireability-15 779658 m, 28968 m/sec, 2694060 t fired, .
Time elapsed: 77 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 31/221 12/32 LeafsetExtension-PT-S16C3-CTLFireability-15 930442 m, 30156 m/sec, 3218507 t fired, .
Time elapsed: 82 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 36/221 14/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1088663 m, 31644 m/sec, 3758120 t fired, .
Time elapsed: 87 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 41/221 15/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1242515 m, 30770 m/sec, 4273799 t fired, .
Time elapsed: 92 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 46/221 17/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1388386 m, 29174 m/sec, 4801211 t fired, .
Time elapsed: 97 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 51/221 19/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1528517 m, 28026 m/sec, 5318139 t fired, .
Time elapsed: 102 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 56/221 20/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1669008 m, 28098 m/sec, 5835540 t fired, .
Time elapsed: 107 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 61/221 22/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1809671 m, 28132 m/sec, 6356780 t fired, .
Time elapsed: 112 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 66/221 25/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1983102 m, 34686 m/sec, 6881804 t fired, .
Time elapsed: 117 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 71/221 27/32 LeafsetExtension-PT-S16C3-CTLFireability-15 2149014 m, 33182 m/sec, 7395064 t fired, .
Time elapsed: 122 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 76/221 29/32 LeafsetExtension-PT-S16C3-CTLFireability-15 2320994 m, 34396 m/sec, 7914612 t fired, .
Time elapsed: 127 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 81/221 31/32 LeafsetExtension-PT-S16C3-CTLFireability-15 2482920 m, 32385 m/sec, 8431354 t fired, .
Time elapsed: 132 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 LeafsetExtension-PT-S16C3-CTLFireability-14
lola: time limit : 230 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-14
lola: result : true
lola: markings : 30
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 LeafsetExtension-PT-S16C3-CTLFireability-13
lola: time limit : 247 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/247 3/32 LeafsetExtension-PT-S16C3-CTLFireability-13 163281 m, 32656 m/sec, 567630 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/247 5/32 LeafsetExtension-PT-S16C3-CTLFireability-13 310942 m, 29532 m/sec, 1124894 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/247 6/32 LeafsetExtension-PT-S16C3-CTLFireability-13 449615 m, 27734 m/sec, 1665393 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/247 8/32 LeafsetExtension-PT-S16C3-CTLFireability-13 580460 m, 26169 m/sec, 2196195 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/247 9/32 LeafsetExtension-PT-S16C3-CTLFireability-13 712261 m, 26360 m/sec, 2756836 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/247 11/32 LeafsetExtension-PT-S16C3-CTLFireability-13 865005 m, 30548 m/sec, 3322781 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/247 13/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1009135 m, 28826 m/sec, 3874420 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/247 14/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1141176 m, 26408 m/sec, 4421649 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/247 16/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1272940 m, 26352 m/sec, 4975490 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/247 17/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1404920 m, 26396 m/sec, 5521724 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/247 19/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1540175 m, 27051 m/sec, 6066114 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/247 21/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1674779 m, 26920 m/sec, 6620087 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/247 23/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1822951 m, 29634 m/sec, 7172152 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/247 25/32 LeafsetExtension-PT-S16C3-CTLFireability-13 1977382 m, 30886 m/sec, 7721423 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/247 27/32 LeafsetExtension-PT-S16C3-CTLFireability-13 2123749 m, 29273 m/sec, 8268205 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/247 29/32 LeafsetExtension-PT-S16C3-CTLFireability-13 2276335 m, 30517 m/sec, 8816107 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/247 31/32 LeafsetExtension-PT-S16C3-CTLFireability-13 2415437 m, 27820 m/sec, 9353107 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 LeafsetExtension-PT-S16C3-CTLFireability-11
lola: time limit : 259 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/259 4/32 LeafsetExtension-PT-S16C3-CTLFireability-11 243779 m, 48755 m/sec, 588063 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/259 7/32 LeafsetExtension-PT-S16C3-CTLFireability-11 469479 m, 45140 m/sec, 1169219 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 46 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-11
lola: result : false
lola: markings : 487634
lola: fired transitions : 1224016
lola: time used : 10.000000
lola: memory pages used : 7
lola: LAUNCH task # 43 (type EXCL) for 42 LeafsetExtension-PT-S16C3-CTLFireability-10
lola: time limit : 280 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-10
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 LeafsetExtension-PT-S16C3-CTLFireability-09
lola: time limit : 305 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-09
lola: result : true
lola: markings : 3656
lola: fired transitions : 12027
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 LeafsetExtension-PT-S16C3-CTLFireability-08
lola: time limit : 336 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/336 6/32 LeafsetExtension-PT-S16C3-CTLFireability-08 453615 m, 90723 m/sec, 488102 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/336 13/32 LeafsetExtension-PT-S16C3-CTLFireability-08 962263 m, 101729 m/sec, 1038778 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/336 19/32 LeafsetExtension-PT-S16C3-CTLFireability-08 1457972 m, 99141 m/sec, 1577946 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/336 25/32 LeafsetExtension-PT-S16C3-CTLFireability-08 1945165 m, 97438 m/sec, 2107367 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/336 32/32 LeafsetExtension-PT-S16C3-CTLFireability-08 2430635 m, 97094 m/sec, 2637505 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 3 0 0 7 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 370 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S16C3-CTLFireability-02
lola: time limit : 416 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/416 6/32 LeafsetExtension-PT-S16C3-CTLFireability-02 416263 m, 83252 m/sec, 514312 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-02
lola: result : true
lola: markings : 523091
lola: fired transitions : 657912
lola: time used : 6.000000
lola: memory pages used : 8
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S16C3-CTLFireability-01
lola: time limit : 475 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/475 2/32 LeafsetExtension-PT-S16C3-CTLFireability-01 113301 m, 22660 m/sec, 374114 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/475 4/32 LeafsetExtension-PT-S16C3-CTLFireability-01 268582 m, 31056 m/sec, 874731 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/475 6/32 LeafsetExtension-PT-S16C3-CTLFireability-01 406506 m, 27584 m/sec, 1380659 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/475 7/32 LeafsetExtension-PT-S16C3-CTLFireability-01 546945 m, 28087 m/sec, 1877098 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/475 9/32 LeafsetExtension-PT-S16C3-CTLFireability-01 690125 m, 28636 m/sec, 2375649 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/475 10/32 LeafsetExtension-PT-S16C3-CTLFireability-01 828292 m, 27633 m/sec, 2852865 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/475 12/32 LeafsetExtension-PT-S16C3-CTLFireability-01 972657 m, 28873 m/sec, 3362947 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 39/475 14/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1117529 m, 28974 m/sec, 3856013 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 44/475 16/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1262534 m, 29001 m/sec, 4344384 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 49/475 17/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1398842 m, 27261 m/sec, 4837090 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 54/475 19/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1530992 m, 26430 m/sec, 5323730 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 59/475 20/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1664080 m, 26617 m/sec, 5812624 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 64/475 22/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1797522 m, 26688 m/sec, 6306695 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 69/475 24/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1957617 m, 32019 m/sec, 6801751 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 74/475 26/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2115757 m, 31628 m/sec, 7285337 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 79/475 28/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2273903 m, 31629 m/sec, 7769586 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 84/475 31/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2434561 m, 32131 m/sec, 8251316 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 89/475 32/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2574183 m, 27924 m/sec, 8730361 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ 0 2 0 0 8 0 0 1
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C3-CTLFireability-00
lola: time limit : 538 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-00
lola: result : false
lola: markings : 27
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 646 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 21 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 808 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : false
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S16C3-CTLFireability-06
lola: time limit : 1077 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-06
lola: result : false
lola: markings : 16
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 LeafsetExtension-PT-S16C3-CTLFireability-12
lola: time limit : 1616 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-12
lola: result : false
lola: markings : 16
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S16C3-CTLFireability-03
lola: time limit : 3233 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-03
lola: result : true
lola: markings : 491
lola: fired transitions : 3963
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL unknown AGGR
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: EF true state space
LeafsetExtension-PT-S16C3-CTLFireability-05: EG false state space / EG
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CONJ true CONJ
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL unknown AGGR
LeafsetExtension-PT-S16C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-10: EXEF true state space /EXEF
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-12: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL unknown AGGR
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL unknown AGGR
Time elapsed: 367 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S16C3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S16C3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152600506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S16C3.tgz
mv LeafsetExtension-PT-S16C3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;