MCC'2021- Execution of r289-tall-162124152500466

About the Execution of LoLA for HirschbergSinclair-PT-50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
5662.155	3600000.00	1353130.00	8021.30	T?T?F?F??TT???F?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall
Waiting for the VM to be ready (probing
...........................................
.....................
===========================================
Generated by BenchKit 2-4028
Executing tool lola
Input is HirschbergSinclair-PT-50,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-16212415250
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 32K May 15
-rw-r--r-- 1 mcc users 145K May 15
-rw-r--r-- 1 mcc users 25K May 15
-rw-r--r-- 1 mcc users 109K May 15
-rw-r--r-- 1 mcc users 5.2K May 12
-rw-r--r-- 1 mcc users 28K May 12
-rw-r--r-- 1 mcc users 3.3K May 12
-rw-r--r-- 1 mcc users 19K May 12
-rw-r--r-- 1 mcc users 1 May 12
-rw-r--r-- 1 mcc users 5.3K May 11
-rw-r--r-- 1 mcc users 21K May 11
-rw-r--r-- 1 mcc users 3.3K May 11
-rw-r--r-- 1 mcc users 13K May 11
-rw-r--r-- 1 mcc users 1.9K May 12
-rw-r--r-- 1 mcc users 3.9K May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 3 May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 1.6M May 12

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi

=== Now, execution of the tool begins

BK_START 1621283110061

starting LoLA
BK_INPUT HirschbergSinclair-PT-50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-50-CTLFireability-02

FORMULA HirschbergSinclair-PT-50-CTLFireability-00

FORMULA HirschbergSinclair-PT-50-CTLFireability-10

FORMULA HirschbergSinclair-PT-50-CTLFireability-09

FORMULA HirschbergSinclair-PT-50-CTLFireability-06

FORMULA HirschbergSinclair-PT-50-CTLFireability-04

FORMULA HirschbergSinclair-PT-50-CTLFireability-14

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST)
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 35 (type CNST)
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST)
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 29 (type CNST)
lola: result : true
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 66 (type EXCL)
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 66 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 64 (type FNDP)
lola: CANCELED task # 65 (type EQUN)
lola: CANCELED task # 67 (type SRCH)
sara: try reading problem file /home/mcc/ex
lola: FINISHED task # 67 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
sara: place or transition ordering
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 64 (type FNDP)
lola: result : true
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 39 (type EXCL)
lola: time limit : 155 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 1 (type EXCL)
lola: result : true
lola: markings :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 33 (type EXCL)
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 4/256

Time elapsed: 19 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 9/256

Time elapsed: 24 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 14/256

Time elapsed: 29 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 19/256

Time elapsed: 34 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 65 (type EQUN)
lola: result : true
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 24/256

Time elapsed: 39 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 29/256

Time elapsed: 44 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 34/256

Time elapsed: 49 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 39/256

Time elapsed: 54 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 44/256

Time elapsed: 59 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 49/256

Time elapsed: 64 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 54/256

Time elapsed: 69 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 59/256

Time elapsed: 74 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 64/256

Time elapsed: 79 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 69/256

Time elapsed: 84 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 74/256

Time elapsed: 89 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 79/256

Time elapsed: 94 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 84/256

Time elapsed: 99 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 89/256

Time elapsed: 104 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 94/256

Time elapsed: 109 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 99/256

Time elapsed: 114 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 104/256

Time elapsed: 119 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 109/256

Time elapsed: 124 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 114/256

Time elapsed: 129 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 119/256

Time elapsed: 134 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 124/256

Time elapsed: 139 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
33 CTL EXCL 129/256

Time elapsed: 144 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 149 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL)
lola: time limit : 265 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 5/265

Time elapsed: 154 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 10/265

Time elapsed: 159 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 15/265

Time elapsed: 164 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 20/265

Time elapsed: 169 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 25/265

Time elapsed: 174 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 30/265

Time elapsed: 179 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 35/265

Time elapsed: 184 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 40/265

Time elapsed: 189 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 45/265

Time elapsed: 194 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 50/265

Time elapsed: 199 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 55/265

Time elapsed: 204 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 60/265

Time elapsed: 209 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 65/265

Time elapsed: 214 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 70/265

Time elapsed: 219 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 75/265

Time elapsed: 224 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 80/265

Time elapsed: 229 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 85/265

Time elapsed: 234 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 90/265

Time elapsed: 239 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 95/265

Time elapsed: 244 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 100/265

Time elapsed: 249 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 105/265

Time elapsed: 254 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 110/265

Time elapsed: 259 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 115/265

Time elapsed: 264 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 120/265

Time elapsed: 269 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 125/265

Time elapsed: 274 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 130/265

Time elapsed: 279 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 135/265

Time elapsed: 284 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 140/265

Time elapsed: 289 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 145/265

Time elapsed: 294 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 150/265

Time elapsed: 299 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 155/265

Time elapsed: 304 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 160/265

Time elapsed: 309 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 165/265

Time elapsed: 314 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 170/265

Time elapsed: 319 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 175/265

Time elapsed: 324 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 180/265

Time elapsed: 329 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 185/265

Time elapsed: 334 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 190/265

Time elapsed: 339 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 195/265

Time elapsed: 344 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 200/265

Time elapsed: 349 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 205/265

Time elapsed: 354 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 210/265

Time elapsed: 359 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 215/265

Time elapsed: 364 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 220/265

Time elapsed: 369 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 225/265

Time elapsed: 374 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 230/265

Time elapsed: 379 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 235/265

Time elapsed: 384 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 240/265

Time elapsed: 389 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 245/265

Time elapsed: 394 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 250/265

Time elapsed: 399 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 255/265

Time elapsed: 404 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 260/265

Time elapsed: 409 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 265/265

Time elapsed: 414 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 419 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL)
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 62 (type EXCL)
lola: time limit : 3181 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 5/265
62 CTL EXCL 5/3181

Time elapsed: 424 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 10/265
62 CTL EXCL 10/244

Time elapsed: 429 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 15/265
62 CTL EXCL 15/244

Time elapsed: 434 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 20/265
62 CTL EXCL 20/244

Time elapsed: 439 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 25/265
62 CTL EXCL 25/244

Time elapsed: 444 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 30/265
62 CTL EXCL 30/244

Time elapsed: 449 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 35/265
62 CTL EXCL 35/244

Time elapsed: 454 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 40/265
62 CTL EXCL 40/244

Time elapsed: 459 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 45/265

Time elapsed: 464 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 50/265

Time elapsed: 469 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 55/265

Time elapsed: 474 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 60/265

Time elapsed: 479 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 65/265

Time elapsed: 484 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 70/265

Time elapsed: 489 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 75/265

Time elapsed: 494 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 80/265

Time elapsed: 499 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 85/265

Time elapsed: 504 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 90/265

Time elapsed: 509 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 95/265

Time elapsed: 514 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 100/265

Time elapsed: 519 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 524 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL)
lola: time limit : 279 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 5/279

Time elapsed: 529 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 10/279

Time elapsed: 534 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 15/279

Time elapsed: 539 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 20/279

Time elapsed: 544 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 25/279

Time elapsed: 549 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 30/279

Time elapsed: 554 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 35/279

Time elapsed: 559 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 40/279

Time elapsed: 564 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 45/279

Time elapsed: 569 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 50/279

Time elapsed: 574 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 55/279

Time elapsed: 579 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 60/279

Time elapsed: 584 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 65/279

Time elapsed: 589 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 70/279

Time elapsed: 594 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 75/279

Time elapsed: 599 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 80/279

Time elapsed: 604 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 85/279

Time elapsed: 609 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 90/279

Time elapsed: 614 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 95/279

Time elapsed: 619 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 100/279

Time elapsed: 624 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 105/279

Time elapsed: 629 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 110/279

Time elapsed: 634 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 115/279

Time elapsed: 639 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 120/279

Time elapsed: 644 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 649 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL)
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 5/295

Time elapsed: 654 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 10/295

Time elapsed: 659 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 15/295

Time elapsed: 664 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 20/295

Time elapsed: 669 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 25/295

Time elapsed: 674 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 30/295

Time elapsed: 679 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 35/295

Time elapsed: 684 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 40/295

Time elapsed: 689 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 45/295

Time elapsed: 694 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 50/295

Time elapsed: 699 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 55/295

Time elapsed: 704 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 60/295

Time elapsed: 709 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 65/295

Time elapsed: 714 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 70/295

Time elapsed: 719 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 75/295

Time elapsed: 724 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 80/295

Time elapsed: 729 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 85/295

Time elapsed: 734 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 739 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL)
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 44 (type EXCL)
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 22 (type EXCL)
lola: time limit : 408 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 5/408

Time elapsed: 744 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 10/408

Time elapsed: 749 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 15/408

Time elapsed: 754 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 20/408

Time elapsed: 759 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 25/408

Time elapsed: 764 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 30/408

Time elapsed: 769 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 35/408

Time elapsed: 774 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 40/408

Time elapsed: 779 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 45/408

Time elapsed: 784 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 50/408

Time elapsed: 789 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 55/408

Time elapsed: 794 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 60/408

Time elapsed: 799 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 65/408

Time elapsed: 804 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 70/408

Time elapsed: 809 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 75/408

Time elapsed: 814 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 80/408

Time elapsed: 819 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 85/408

Time elapsed: 824 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 90/408

Time elapsed: 829 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 95/408

Time elapsed: 834 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 100/408

Time elapsed: 839 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 105/408

Time elapsed: 844 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 110/408

Time elapsed: 849 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 115/408

Time elapsed: 854 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 120/408

Time elapsed: 859 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 125/408

Time elapsed: 864 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 130/408

Time elapsed: 869 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
22 CTL EXCL 135/408

Time elapsed: 874 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 879 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL)
lola: time limit : 453 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 16 (type EXCL)
lola: time limit : 544 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 5/544

Time elapsed: 884 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 10/544

Time elapsed: 889 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 15/544

Time elapsed: 894 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 20/544

Time elapsed: 899 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 25/544

Time elapsed: 904 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 30/544

Time elapsed: 909 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 35/544

Time elapsed: 914 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 40/544

Time elapsed: 919 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 45/544

Time elapsed: 924 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 50/544

Time elapsed: 929 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 55/544

Time elapsed: 934 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 60/544

Time elapsed: 939 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 65/544

Time elapsed: 944 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 70/544

Time elapsed: 949 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 75/544

Time elapsed: 954 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 80/544

Time elapsed: 959 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 85/544

Time elapsed: 964 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 90/544

Time elapsed: 969 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 95/544

Time elapsed: 974 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 100/544

Time elapsed: 979 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 105/544

Time elapsed: 984 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 110/544

Time elapsed: 989 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 115/544

Time elapsed: 994 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 120/544

Time elapsed: 999 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 125/544

Time elapsed: 1004 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 130/544

Time elapsed: 1009 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 135/544

Time elapsed: 1014 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 140/544

Time elapsed: 1019 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 145/544

Time elapsed: 1024 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 150/544

Time elapsed: 1029 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 155/544

Time elapsed: 1034 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 160/544

Time elapsed: 1039 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 165/544

Time elapsed: 1044 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 170/544

Time elapsed: 1049 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 175/544

Time elapsed: 1054 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 180/544

Time elapsed: 1059 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 185/544

Time elapsed: 1064 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 190/544

Time elapsed: 1069 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 195/544

Time elapsed: 1074 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 200/544

Time elapsed: 1079 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 205/544

Time elapsed: 1084 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 210/544

Time elapsed: 1089 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 215/544

Time elapsed: 1094 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 220/544

Time elapsed: 1099 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 225/544

Time elapsed: 1104 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 230/544

Time elapsed: 1109 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 235/544

Time elapsed: 1114 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 240/544

Time elapsed: 1119 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 245/544

Time elapsed: 1124 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1129 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 617 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 823 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 5/823

Time elapsed: 1134 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 10/823

Time elapsed: 1139 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 15/823

Time elapsed: 1144 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 20/823

Time elapsed: 1149 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 25/823

Time elapsed: 1154 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 30/823

Time elapsed: 1159 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 35/823

Time elapsed: 1164 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 40/823

Time elapsed: 1169 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 45/823

Time elapsed: 1174 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 50/823

Time elapsed: 1179 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 55/823

Time elapsed: 1184 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 60/823

Time elapsed: 1189 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 65/823

Time elapsed: 1194 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 70/823

Time elapsed: 1199 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 75/823

Time elapsed: 1204 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 80/823

Time elapsed: 1209 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1214 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 1193 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 5/1193

Time elapsed: 1219 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 10/1193

Time elapsed: 1224 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 15/1193

Time elapsed: 1229 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 20/1193

Time elapsed: 1234 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 25/1193

Time elapsed: 1239 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 30/1193

Time elapsed: 1244 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 35/1193

Time elapsed: 1249 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 40/1193

Time elapsed: 1254 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 45/1193

Time elapsed: 1259 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 50/1193

Time elapsed: 1264 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 55/1193

Time elapsed: 1269 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1274 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL)
lola: time limit : 2326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1279 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1284 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1289 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1294 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1299 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1304 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1309 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1314 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1319 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1324 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1329 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1334 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1339 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1344 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1349 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1354 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1359 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1364 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1369 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1374 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1379 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1384 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1389 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1394 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1399 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1404 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1409 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1414 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1419 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1424 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1429 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1434 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1439 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1444 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1449 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1454 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1459 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1464 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1469 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1474 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1479 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1484 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1489 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1494 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1499 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1504 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1509 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1514 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1519 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1524 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1529 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1534 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1539 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1544 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1549 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1554 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1559 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1564 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1569 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1574 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1579 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1584 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1589 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1594 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1599 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1604 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1609 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1614 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1619 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1624 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1629 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1634 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1639 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1644 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1649 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1654 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1659 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1664 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1669 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1674 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1679 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1684 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1689 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1694 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1699 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1704 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1709 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1714 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1719 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1724 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1729 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1734 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1739 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1744 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1749 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1754 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1759 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1764 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1769 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1774 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1779 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1784 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1789 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1794 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1799 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1804 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1809 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1814 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1819 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1824 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1829 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1834 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1839 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1844 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1849 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1854 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1859 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1864 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1869 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1874 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1879 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1884 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1889 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1894 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1899 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1904 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1909 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1914 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1919 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1924 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1929 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1934 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1939 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1944 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1949 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1954 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1959 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1964 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1969 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1974 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1979 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1984 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1989 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1994 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1999 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2004 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2009 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2014 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2019 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2024 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2029 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2034 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2039 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2044 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2049 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2054 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2059 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2064 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2069 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2074 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2079 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2084 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2089 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2094 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2099 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2104 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2109 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2114 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2119 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2124 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2129 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2134 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2139 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2144 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2149 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2154 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2159 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2164 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2169 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2174 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2179 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2184 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2189 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2194 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2199 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2204 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2209 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2214 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2219 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2224 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2229 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2234 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2239 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2244 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2249 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2254 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2259 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2264 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2269 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2274 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2279 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2284 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2289 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2294 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2299 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2304 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2309 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2314 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2319 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2324 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2329 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2334 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2339 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2344 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2349 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-03:

========== file over 1MB has been
retrieve it from the run archives if needed
-162124152500466.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off ssh) ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ========================== examination is CTLFireability 0466 ========================== 08:57 CTLCardinality.txt 08:57 CTLCardinality.xml 08:57 CTLFireability.txt 08:57 CTLFireability.xml 07:58 LTLCardinality.txt 07:58 LTLCardinality.xml 07:58 LTLFireability.txt 07:58 LTLFireability.xml 08:13 NewModel 18:43 ReachabilityCardinality.txt 18:43 ReachabilityCardinality.xml 15:49 ReachabilityFireability.txt 15:49 ReachabilityFireability.xml 04:40 UpperBounds.txt 04:40 UpperBounds.xml 08:13 equiv_col 08:13 instance 08:13 iscolored 08:13 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:253 rite.k:322 rite.k:331 rite.k:296 rite.k:314 rite.k:325 rite.k:328 rite.k:299 rite.k:296 rite.k:253 rite.k:325 rite.k:337 rite.k:322 rite.k:331 rite.k:296 rite.k:296 rite.k:472 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:250 rite.k:322 rite.k:334 rite.k:296 rite.k:314 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:296 rite.k:325 rite.k:334 rite.k:299 rite.k:547 rite.k:448 rite.k:322 rite.k:331 rite.k:322 rite.k:334 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:331 rite.k:322 rite.k:334 rite.k:317 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:478 rite.k:457 rite.k:253 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:331 rite.k:296 rite.k:322 rite.k:331 rite.k:314 rite.k:322 rite.k:334 rite.k:325 rite.k:328 rite.k:296 rite.k:296 rite.k:322 rite.k:334 rite.k:322 rite.k:334 rite.k:296 rite.k:460 rite.k:314 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:253 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:331 rite.k:299 rite.k:314 rite.k:317 rite.k:325 rite.k:328 rite.k:296 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:253 rite.k:550 rite.k:253 rite.k:253 rite.k:322 rite.k:337 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:475 rite.k:317 rite.k:314 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:314 rite.k:317 rite.k:299 rite.k:325 rite.k:340 rite.k:299 rite.k:299 rite.k:322 rite.k:334 rite.k:299 places removed for 24 HirschbergSinclair-PT-50-CTLFireability-08 for HirschbergSinclair-PT-50-CTLFireability-08 for 24 HirschbergSinclair-PT-50-CTLFireability-08 for HirschbergSinclair-PT-50-CTLFireability-08 rite.k:711 rite.k:711 rite.k:711 for 6 HirschbergSinclair-PT-50-CTLFireability-02 for 6 HirschbergSinclair-PT-50-CTLFireability-02 for 6 HirschbergSinclair-PT-50-CTLFireability-02 for 6 HirschbergSinclair-PT-50-CTLFireability-02 rite.k:711 for HirschbergSinclair-PT-50-CTLFireability-02 2 1 0.000000 1 for HirschbergSinclair-PT-50-CTLFireability-02 (obsolete) for HirschbergSinclair-PT-50-CTLFireability-02 (obsolete) for HirschbergSinclair-PT-50-CTLFireability-02 (obsolete) ecution/CTLFireability-65.sara. for HirschbergSinclair-PT-50-CTLFireability-02 0.000000 1 is non-deterministic for HirschbergSinclair-PT-50-CTLFireability-02 1 0.000000 0 rite.k:703 rite.k:738 rite.k:694 for 24 HirschbergSinclair-PT-50-CTLFireability-08 for HirschbergSinclair-PT-50-CTLFireability-08 508 507 0.000000 1 for 0 HirschbergSinclair-PT-50-CTLFireability-00 rite.k:814 rite.k:806 for HirschbergSinclair-PT-50-CTLFireability-00 1 0.000000 1 rite.k:814 rite.k:806 rite.k:811 rite.k:806 rite.k:809 rite.k:813 for 24 HirschbergSinclair-PT-50-CTLFireability-08 rite.k:812 rite.k:810 rite.k:807 rite.k:808 rite.k:814 rite.k:813 rite.k:807 rite.k:808 rite.k:815 rite.k:812 rite.k:809 rite.k:808 rite.k:813 rite.k:808 rite.k:811 rite.k:811 rite.k:812 rite.k:808 rite.k:809 rite.k:806 rite.k:812 rite.k:809 rite.k:812 rite.k:814 rite.k:811 rite.k:807 rite.k:808 rite.k:806 rite.k:813 rite.k:813 rite.k:807 rite.k:813 rite.k:814 rite.k:813 rite.k:806 rite.k:812 rite.k:806 rite.k:811 rite.k:814 rite.k:812 rite.k:807 rite.k:808 rite.k:815 rite.k:809 rite.k:808 rite.k:814 rite.k:812 rite.k:812 rite.k:814 rite.k:809 rite.k:813 rite.k:809 rite.k:813 rite.k:809 rite.k:808 rite.k:807 rite.k:811 rite.k:811 rite.k:807 rite.k:812 rite.k:806 rite.k:806 rite.k:814 rite.k:809 rite.k:813 rite.k:809 rite.k:808 rite.k:807 rite.k:807 rite.k:814 rite.k:809 rite.k:811 rite.k:807 rite.k:811 rite.k:808 rite.k:814 rite.k:811 rite.k:808 rite.k:813 rite.k:812 rite.k:812 rite.k:814 rite.k:806 rite.k:808 rite.k:807 rite.k:807 rite.k:808 rite.k:813 rite.k:806 rite.k:810 rite.k:813 rite.k:809 rite.k:814 rite.k:814 rite.k:807 rite.k:809 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-08 231422 m, 46284 m/sec, 688164 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-08 475855 m, 48886 m/sec, 1603445 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-08 710666 m, 46962 m/sec, 2516898 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-08 906239 m, 39114 m/sec, 3422428 t fired, . for HirschbergSinclair-PT-50-CTLFireability-02 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-08 1115104 m, 41773 m/sec, 4327554 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-08 1322377 m, 41454 m/sec, 5232289 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-08 1512327 m, 37990 m/sec, 6128102 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-08 1742868 m, 46108 m/sec, 7059865 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-08 1967376 m, 44901 m/sec, 7952055 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-08 2152782 m, 37081 m/sec, 8849053 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-08 2351373 m, 39718 m/sec, 9738261 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-08 2531716 m, 36068 m/sec, 10618342 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-08 2721756 m, 38008 m/sec, 11521183 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-08 2901379 m, 35924 m/sec, 12403223 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-08 3059148 m, 31553 m/sec, 13296507 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-08 3213069 m, 30784 m/sec, 14180208 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-08 3375571 m, 32500 m/sec, 15061960 t fired, . VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-08 3525080 m, 29901 m/sec, 15930200 t fired, . in use: 23 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-08 3710650 m, 37114 m/sec, 16825217 t fired, . in use: 24 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-08 3890875 m, 36045 m/sec, 17703883 t fired, . in use: 25 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-08 4045984 m, 31021 m/sec, 18592553 t fired, . in use: 26 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-08 4199282 m, 30659 m/sec, 19468702 t fired, . in use: 27 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-08 4359991 m, 32141 m/sec, 20341924 t fired, . in use: 28 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-08 4508211 m, 29644 m/sec, 21202479 t fired, . in use: 29 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-08 4722009 m, 42759 m/sec, 22106384 t fired, . in use: 30 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 4 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-08 4921446 m, 39887 m/sec, 23007736 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 61 HirschbergSinclair-PT-50-CTLFireability-15 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-50-CTLFireability-15 79452 m, 15890 m/sec, 600020 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-15 137423 m, 11594 m/sec, 1214615 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-15 192915 m, 11098 m/sec, 1826177 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-15 249706 m, 11358 m/sec, 2420613 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-15 310648 m, 12188 m/sec, 3023488 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-15 367887 m, 11447 m/sec, 3636326 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-15 423568 m, 11136 m/sec, 4248265 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-15 478251 m, 10936 m/sec, 4849387 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-15 535861 m, 11522 m/sec, 5456815 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-15 592671 m, 11362 m/sec, 6071581 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-15 646892 m, 10844 m/sec, 6683710 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-15 700351 m, 10691 m/sec, 7281349 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-15 759385 m, 11806 m/sec, 7871947 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-15 814009 m, 10924 m/sec, 8474235 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-15 867312 m, 10660 m/sec, 9077202 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-15 922735 m, 11084 m/sec, 9680743 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-15 983130 m, 12079 m/sec, 10316689 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-15 1039276 m, 11229 m/sec, 10951791 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-15 1094373 m, 11019 m/sec, 11574238 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-15 1153446 m, 11814 m/sec, 12191808 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-15 1210577 m, 11426 m/sec, 12819715 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-15 1265895 m, 11063 m/sec, 13445931 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-15 1321850 m, 11191 m/sec, 14047527 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-15 1380876 m, 11805 m/sec, 14648241 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-15 1434044 m, 10633 m/sec, 15245529 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-15 1487044 m, 10600 m/sec, 15844729 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-15 1543902 m, 11371 m/sec, 16458692 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-15 1603852 m, 11990 m/sec, 17094180 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-15 1659812 m, 11192 m/sec, 17723539 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-15 1715889 m, 11215 m/sec, 18354732 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-15 1771639 m, 11150 m/sec, 18966913 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-15 1831546 m, 11981 m/sec, 19563101 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-15 1888216 m, 11334 m/sec, 20170975 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-15 1942229 m, 10802 m/sec, 20777537 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-15 1995628 m, 10679 m/sec, 21377271 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-15 2050540 m, 10982 m/sec, 21975105 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-15 2108059 m, 11503 m/sec, 22579031 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-15 2161125 m, 10613 m/sec, 23179522 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-15 2214393 m, 10653 m/sec, 23780536 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-15 2270758 m, 11273 m/sec, 24369327 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-15 2325839 m, 11016 m/sec, 24966816 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-15 2377760 m, 10384 m/sec, 25567563 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-15 2428823 m, 10212 m/sec, 26160429 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-15 2488678 m, 11971 m/sec, 26758899 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-15 2545492 m, 11362 m/sec, 27371401 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-15 2599110 m, 10723 m/sec, 27976547 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-15 2652670 m, 10712 m/sec, 28574150 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-15 2711235 m, 11713 m/sec, 29193268 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-15 2767067 m, 11166 m/sec, 29806173 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-15 2822118 m, 11010 m/sec, 30410696 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-15 2876342 m, 10844 m/sec, 31007983 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-15 2932923 m, 11316 m/sec, 31610216 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-15 2990443 m, 11504 m/sec, 32229427 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-15 (local timeout) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 55 HirschbergSinclair-PT-50-CTLFireability-13 for 61 HirschbergSinclair-PT-50-CTLFireability-15 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-13 214862 m, 42972 m/sec, 701010 t fired, . 1/5 HirschbergSinclair-PT-50-CTLFireability-15 78020 m, -582484 m/sec, 585542 t fired, . in use: 32 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-13 409645 m, 38956 m/sec, 1416046 t fired, . 2/5 HirschbergSinclair-PT-50-CTLFireability-15 135950 m, 11586 m/sec, 1198068 t fired, . in use: 34 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-13 596806 m, 37432 m/sec, 2126462 t fired, . 3/5 HirschbergSinclair-PT-50-CTLFireability-15 191353 m, 11080 m/sec, 1808329 t fired, . in use: 37 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-13 785300 m, 37698 m/sec, 2834960 t fired, . 3/5 HirschbergSinclair-PT-50-CTLFireability-15 247669 m, 11263 m/sec, 2401161 t fired, . in use: 39 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-13 971055 m, 37151 m/sec, 3547602 t fired, . 4/5 HirschbergSinclair-PT-50-CTLFireability-15 308500 m, 12166 m/sec, 3001520 t fired, . in use: 41 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-13 1142155 m, 34220 m/sec, 4263564 t fired, . 4/5 HirschbergSinclair-PT-50-CTLFireability-15 365843 m, 11468 m/sec, 3613594 t fired, . in use: 43 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-13 1323506 m, 36270 m/sec, 4977881 t fired, . 5/5 HirschbergSinclair-PT-50-CTLFireability-15 421250 m, 11081 m/sec, 4223103 t fired, . in use: 46 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-13 1505716 m, 36442 m/sec, 5689550 t fired, . 5/5 HirschbergSinclair-PT-50-CTLFireability-15 475772 m, 10904 m/sec, 4822179 t fired, . in use: 47 for HirschbergSinclair-PT-50-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-13 1669895 m, 32835 m/sec, 6400128 t fired, . in use: 48 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-13 1843700 m, 34761 m/sec, 7109470 t fired, . in use: 48 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-13 2008410 m, 32942 m/sec, 7816966 t fired, . in use: 48 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-13 2170600 m, 32438 m/sec, 8521828 t fired, . in use: 48 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-13 2360670 m, 38014 m/sec, 9225832 t fired, . in use: 50 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-13 2542580 m, 36382 m/sec, 9936617 t fired, . in use: 51 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-13 2722828 m, 36049 m/sec, 10646581 t fired, . in use: 53 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-13 2904477 m, 36329 m/sec, 11347493 t fired, . in use: 54 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-13 3071342 m, 33373 m/sec, 12062297 t fired, . in use: 56 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-13 3230957 m, 31923 m/sec, 12772854 t fired, . in use: 57 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-13 3394306 m, 32669 m/sec, 13472278 t fired, . in use: 58 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-13 3555028 m, 32144 m/sec, 14177382 t fired, . in use: 59 for HirschbergSinclair-PT-50-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 52 HirschbergSinclair-PT-50-CTLFireability-12 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-12 178513 m, 35702 m/sec, 530127 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-12 328707 m, 30038 m/sec, 1049215 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-12 454758 m, 25210 m/sec, 1609138 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-12 598935 m, 28835 m/sec, 2148254 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-12 727151 m, 25643 m/sec, 2681950 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-12 859105 m, 26390 m/sec, 3208492 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-12 969370 m, 22053 m/sec, 3734712 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-12 1077582 m, 21642 m/sec, 4254926 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-12 1216338 m, 27751 m/sec, 4799541 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-12 1357870 m, 28306 m/sec, 5317463 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-12 1501373 m, 28700 m/sec, 5840650 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-12 1628316 m, 25388 m/sec, 6357853 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-12 1746767 m, 23690 m/sec, 6888784 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-12 1860602 m, 22767 m/sec, 7448014 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-12 1981146 m, 24108 m/sec, 8000925 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-12 2126453 m, 29061 m/sec, 8521976 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-12 2242886 m, 23286 m/sec, 9067270 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-12 2374580 m, 26338 m/sec, 9588628 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-12 2482426 m, 21569 m/sec, 10117207 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-12 2592422 m, 21999 m/sec, 10633893 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-12 2697776 m, 21070 m/sec, 11177592 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-12 2791853 m, 18815 m/sec, 11732819 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-12 2900980 m, 21825 m/sec, 12275214 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-12 3022048 m, 24213 m/sec, 12802833 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-12 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 49 HirschbergSinclair-PT-50-CTLFireability-11 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-11 277543 m, 55508 m/sec, 678238 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-11 509096 m, 46310 m/sec, 1353534 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-11 746797 m, 47540 m/sec, 2026452 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-11 968428 m, 44326 m/sec, 2694909 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-11 1206637 m, 47641 m/sec, 3369693 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-11 1424988 m, 43670 m/sec, 4040562 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-11 1628571 m, 40716 m/sec, 4718481 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-11 1828887 m, 40063 m/sec, 5387070 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-11 2023092 m, 38841 m/sec, 6050948 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-11 2224062 m, 40194 m/sec, 6720375 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-11 2431873 m, 41562 m/sec, 7385400 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-11 2627153 m, 39056 m/sec, 8049694 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-11 2808102 m, 36189 m/sec, 8714394 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-11 3018152 m, 42010 m/sec, 9384553 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-11 3238711 m, 44111 m/sec, 10067834 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-11 3457928 m, 43843 m/sec, 10747869 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-11 3679512 m, 44316 m/sec, 11434069 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 46 HirschbergSinclair-PT-50-CTLFireability-10 for HirschbergSinclair-PT-50-CTLFireability-10 101 103 0.000000 1 for 43 HirschbergSinclair-PT-50-CTLFireability-09 for HirschbergSinclair-PT-50-CTLFireability-09 1260 4620 0.000000 1 for 21 HirschbergSinclair-PT-50-CTLFireability-07 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-07 147676 m, 29535 m/sec, 289986 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-07 287939 m, 28052 m/sec, 582475 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-07 417738 m, 25959 m/sec, 872013 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-07 550361 m, 26524 m/sec, 1162573 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-07 677038 m, 25335 m/sec, 1450039 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-07 807566 m, 26105 m/sec, 1735623 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-07 932391 m, 24965 m/sec, 2019190 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-07 1053255 m, 24172 m/sec, 2303739 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-07 1168152 m, 22979 m/sec, 2586760 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-07 1287669 m, 23903 m/sec, 2869117 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-07 1402696 m, 23005 m/sec, 3150404 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-07 1531309 m, 25722 m/sec, 3431878 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-07 1655141 m, 24766 m/sec, 3713427 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-07 1771063 m, 23184 m/sec, 3992919 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-07 1887301 m, 23247 m/sec, 4273505 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-07 2002188 m, 22977 m/sec, 4550465 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-07 2120213 m, 23605 m/sec, 4829520 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-07 2244844 m, 24926 m/sec, 5105490 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-07 2371024 m, 25236 m/sec, 5384775 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-07 2494817 m, 24758 m/sec, 5660899 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-07 2622828 m, 25602 m/sec, 5941737 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-07 2746899 m, 24814 m/sec, 6220766 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-07 2878307 m, 26281 m/sec, 6508153 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-07 3004761 m, 25290 m/sec, 6795968 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-07 3124395 m, 23926 m/sec, 7076555 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-07 3237206 m, 22562 m/sec, 7354330 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-07 3369004 m, 26359 m/sec, 7643010 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 18 HirschbergSinclair-PT-50-CTLFireability-06 for HirschbergSinclair-PT-50-CTLFireability-06 1786 1832 0.000000 1 for 15 HirschbergSinclair-PT-50-CTLFireability-05 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-05 84042 m, 16808 m/sec, 554519 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-05 152240 m, 13639 m/sec, 1118518 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-05 220938 m, 13739 m/sec, 1689715 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-05 285353 m, 12883 m/sec, 2243217 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-05 349416 m, 12812 m/sec, 2798814 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-05 412572 m, 12631 m/sec, 3377511 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-05 473762 m, 12238 m/sec, 3983816 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-05 539763 m, 13200 m/sec, 4557665 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-05 604542 m, 12955 m/sec, 5111365 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-05 668135 m, 12718 m/sec, 5662840 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-05 728066 m, 11986 m/sec, 6231690 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-05 790276 m, 12442 m/sec, 6801480 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-05 853176 m, 12580 m/sec, 7360089 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-05 909912 m, 11347 m/sec, 7911857 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-05 966078 m, 11233 m/sec, 8464366 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-05 1024016 m, 11587 m/sec, 9013960 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-05 1080320 m, 11260 m/sec, 9572719 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-05 1140538 m, 12043 m/sec, 10154740 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-05 1208397 m, 13571 m/sec, 10738123 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-05 1274817 m, 13284 m/sec, 11289419 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-05 1338285 m, 12693 m/sec, 11837978 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-05 1399361 m, 12215 m/sec, 12394281 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-05 1464983 m, 13124 m/sec, 12957709 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-05 1529867 m, 12976 m/sec, 13508187 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-05 1589062 m, 11839 m/sec, 14053206 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-05 1650266 m, 12240 m/sec, 14601303 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-05 1708086 m, 11564 m/sec, 15158368 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-05 1769367 m, 12256 m/sec, 15735591 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-05 1830134 m, 12153 m/sec, 16312959 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-05 1887727 m, 11518 m/sec, 16914350 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-05 1944196 m, 11293 m/sec, 17501984 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-05 2011567 m, 13474 m/sec, 18054471 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-05 2074880 m, 12662 m/sec, 18606205 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-05 2137651 m, 12554 m/sec, 19149454 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-05 2198496 m, 12169 m/sec, 19719280 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-05 2255847 m, 11470 m/sec, 20301972 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-05 2318764 m, 12583 m/sec, 20858472 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-05 2380359 m, 12319 m/sec, 21406634 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-05 2436485 m, 11225 m/sec, 21958181 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-05 2492682 m, 11239 m/sec, 22512903 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-05 2550703 m, 11604 m/sec, 23064132 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-05 2606173 m, 11094 m/sec, 23613329 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-05 2662168 m, 11199 m/sec, 24184116 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-05 2718934 m, 11353 m/sec, 24768218 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-05 2772674 m, 10748 m/sec, 25355930 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-05 2825543 m, 10573 m/sec, 25932863 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-05 2881571 m, 11205 m/sec, 26507069 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-05 2944953 m, 12676 m/sec, 27057629 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-05 3004202 m, 11849 m/sec, 27615584 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 12 HirschbergSinclair-PT-50-CTLFireability-04 for HirschbergSinclair-PT-50-CTLFireability-04 1342 3393 0.000000 1 for 9 HirschbergSinclair-PT-50-CTLFireability-03 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-03 247271 m, 49454 m/sec, 694563 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-03 468467 m, 44239 m/sec, 1394883 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-03 686964 m, 43699 m/sec, 2090307 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-03 905270 m, 43661 m/sec, 2775640 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-03 1126292 m, 44204 m/sec, 3459224 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-03 1351250 m, 44991 m/sec, 4133012 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-03 1570141 m, 43778 m/sec, 4811797 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-03 1783126 m, 42597 m/sec, 5494113 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-03 1997596 m, 42894 m/sec, 6169095 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-03 2218938 m, 44268 m/sec, 6840233 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-03 2437265 m, 43665 m/sec, 7502434 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-03 2658351 m, 44217 m/sec, 8174578 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-03 2878385 m, 44006 m/sec, 8851149 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-03 3095357 m, 43394 m/sec, 9511867 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-03 3314337 m, 43796 m/sec, 10184202 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-03 3521737 m, 41480 m/sec, 10831040 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 3 HirschbergSinclair-PT-50-CTLFireability-01 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-01 317769 m, 63553 m/sec, 633716 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-01 605116 m, 57469 m/sec, 1266886 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-01 853159 m, 49608 m/sec, 1900960 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-01 1106297 m, 50627 m/sec, 2526468 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-01 1348123 m, 48365 m/sec, 3151518 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-01 1618348 m, 54045 m/sec, 3778940 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-01 1872905 m, 50911 m/sec, 4406825 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-01 2122026 m, 49824 m/sec, 5023754 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-01 2358341 m, 47263 m/sec, 5660284 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-01 2625718 m, 53475 m/sec, 6283422 t fired, . in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-01 2881419 m, 51140 m/sec, 6899484 t fired, . in use: 60 for HirschbergSinclair-PT-50-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 for 58 HirschbergSinclair-PT-50-CTLFireability-14 for HirschbergSinclair-PT-50-CTLFireability-14 8966 14355 0.000000 1 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 4 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 60 VALUE PRODUCED BY EU true state space /EU EF true state space CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 truncated ======

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152500466"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-50.tgz
mv HirschbergSinclair-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;