MCC'2021- Execution of r289-tall-162124152500458

About the Execution of LoLA for HirschbergSinclair-PT-45

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3651.579	1315652.00	1350363.00	2810.10	???F?T?F????????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-4028
Executing tool lola
Input is HirschbergSinclair-PT-45,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-16212415250
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 28K May 15
-rw-r--r-- 1 mcc users 127K May 15
-rw-r--r-- 1 mcc users 21K May 15
-rw-r--r-- 1 mcc users 87K May 15
-rw-r--r-- 1 mcc users 4.6K May 12
-rw-r--r-- 1 mcc users 24K May 12
-rw-r--r-- 1 mcc users 2.9K May 12
-rw-r--r-- 1 mcc users 16K May 12
-rw-r--r-- 1 mcc users 1 May 12
-rw-r--r-- 1 mcc users 5.3K May 11
-rw-r--r-- 1 mcc users 21K May 11
-rw-r--r-- 1 mcc users 3.7K May 11
-rw-r--r-- 1 mcc users 16K May 11
-rw-r--r-- 1 mcc users 1.9K May 12
-rw-r--r-- 1 mcc users 3.9K May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 3 May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 1.5M May 12

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi

=== Now, execution of the tool begins

BK_START 1621281782459

starting LoLA
BK_INPUT HirschbergSinclair-PT-45
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-45-CTLFireability-05

FORMULA HirschbergSinclair-PT-45-CTLFireability-07

FORMULA HirschbergSinclair-PT-45-CTLFireability-03

BK_STOP 1621283098111

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 49 (type EXCL)
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 52 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 48 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 52 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
sara: try reading problem file /home/mcc/ex
lola: FINISHED task # 48 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 50 (type EQUN)
lola: FINISHED task # 50 (type EQUN)
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 4/239

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 9/239

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 14/239

Time elapsed: 25 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 19/239

Time elapsed: 30 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 24/239

Time elapsed: 35 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 29/239

Time elapsed: 40 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 34/239

Time elapsed: 45 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 39/239

Time elapsed: 50 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 44/239

Time elapsed: 55 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 49/239

Time elapsed: 60 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 54/239

Time elapsed: 65 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 59/239

Time elapsed: 70 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 64/239

Time elapsed: 75 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 69/239

Time elapsed: 80 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 74/239

Time elapsed: 85 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 79/239

Time elapsed: 90 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 84/239

Time elapsed: 95 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 89/239

Time elapsed: 100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 94/239

Time elapsed: 105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 99/239

Time elapsed: 110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 104/239

Time elapsed: 115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 109/239

Time elapsed: 120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 114/239

Time elapsed: 125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 119/239

Time elapsed: 130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 124/239

Time elapsed: 135 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 129/239

Time elapsed: 140 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 134/239

Time elapsed: 145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 139/239

Time elapsed: 150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 144/239

Time elapsed: 155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 149/239

Time elapsed: 160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 154/239

Time elapsed: 165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 159/239

Time elapsed: 170 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 164/239

Time elapsed: 175 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 169/239

Time elapsed: 180 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 174/239

Time elapsed: 185 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 179/239

Time elapsed: 190 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 184/239

Time elapsed: 195 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 189/239

Time elapsed: 200 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 194/239

Time elapsed: 205 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 199/239

Time elapsed: 210 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 204/239

Time elapsed: 215 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 209/239

Time elapsed: 220 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 214/239

Time elapsed: 225 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 219/239

Time elapsed: 230 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 224/239

Time elapsed: 235 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 229/239

Time elapsed: 240 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 234/239

Time elapsed: 245 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
49 EG EXCL 239/239

Time elapsed: 250 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 255 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL)
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type EXCL)
lola: time limit : 3345 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 5/238
49 EG EXCL 5/3345

Time elapsed: 260 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 10/238
49 EG EXCL 10/223

Time elapsed: 265 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 15/238
49 EG EXCL 15/223

Time elapsed: 270 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 20/238
49 EG EXCL 20/223

Time elapsed: 275 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 25/238
49 EG EXCL 25/223

Time elapsed: 280 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 30/238
49 EG EXCL 30/223

Time elapsed: 285 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 35/238

Time elapsed: 290 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 40/238

Time elapsed: 295 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 45/238

Time elapsed: 300 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
43 CTL EXCL 50/238

Time elapsed: 305 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 310 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL)
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 5/253

Time elapsed: 315 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 10/253

Time elapsed: 320 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 15/253

Time elapsed: 325 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 20/253

Time elapsed: 330 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 25/253

Time elapsed: 335 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 30/253

Time elapsed: 340 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 35/253

Time elapsed: 345 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 40/253

Time elapsed: 350 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 45/253

Time elapsed: 355 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 50/253

Time elapsed: 360 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 55/253

Time elapsed: 365 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 60/253

Time elapsed: 370 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 375 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 268 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 5/268

Time elapsed: 380 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 10/268

Time elapsed: 385 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 15/268

Time elapsed: 390 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 20/268

Time elapsed: 395 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 25/268

Time elapsed: 400 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 30/268

Time elapsed: 405 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 35/268

Time elapsed: 410 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 40/268

Time elapsed: 415 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 45/268

Time elapsed: 420 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 425 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL)
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 5/288

Time elapsed: 430 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 10/288

Time elapsed: 435 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 15/288

Time elapsed: 440 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 20/288

Time elapsed: 445 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 25/288

Time elapsed: 450 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 30/288

Time elapsed: 455 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 35/288

Time elapsed: 460 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 40/288

Time elapsed: 465 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 45/288

Time elapsed: 470 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 50/288

Time elapsed: 475 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 55/288

Time elapsed: 480 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 60/288

Time elapsed: 485 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 65/288

Time elapsed: 490 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 70/288

Time elapsed: 495 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 75/288

Time elapsed: 500 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 80/288

Time elapsed: 505 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 85/288

Time elapsed: 510 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 90/288

Time elapsed: 515 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 95/288

Time elapsed: 520 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 100/288

Time elapsed: 525 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 105/288

Time elapsed: 530 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 110/288

Time elapsed: 535 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 115/288

Time elapsed: 540 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 120/288

Time elapsed: 545 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 125/288

Time elapsed: 550 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 130/288

Time elapsed: 555 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 135/288

Time elapsed: 560 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 565 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL)
lola: time limit : 303 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 5/303

Time elapsed: 570 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 10/303

Time elapsed: 575 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 15/303

Time elapsed: 580 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 20/303

Time elapsed: 585 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 25/303

Time elapsed: 590 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 30/303

Time elapsed: 595 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 35/303

Time elapsed: 600 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 40/303

Time elapsed: 605 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 45/303

Time elapsed: 610 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 50/303

Time elapsed: 615 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 55/303

Time elapsed: 620 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 60/303

Time elapsed: 625 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 630 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL)
lola: time limit : 330 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 5/330

Time elapsed: 635 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 10/330

Time elapsed: 640 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 15/330

Time elapsed: 645 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 20/330

Time elapsed: 650 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 25/330

Time elapsed: 655 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 30/330

Time elapsed: 660 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 35/330

Time elapsed: 665 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 40/330

Time elapsed: 670 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 45/330

Time elapsed: 675 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 50/330

Time elapsed: 680 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 55/330

Time elapsed: 685 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 60/330

Time elapsed: 690 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 65/330

Time elapsed: 695 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 70/330

Time elapsed: 700 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 75/330

Time elapsed: 705 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 80/330

Time elapsed: 710 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 85/330

Time elapsed: 715 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 90/330

Time elapsed: 720 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 725 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL)
lola: time limit : 359 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 5/359

Time elapsed: 730 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 10/359

Time elapsed: 735 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 15/359

Time elapsed: 740 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 20/359

Time elapsed: 745 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 25/359

Time elapsed: 750 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 30/359

Time elapsed: 755 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 35/359

Time elapsed: 760 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 40/359

Time elapsed: 765 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 45/359

Time elapsed: 770 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 50/359

Time elapsed: 775 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 55/359

Time elapsed: 780 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 60/359

Time elapsed: 785 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 65/359

Time elapsed: 790 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 795 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL)
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 19 (type EXCL)
lola: time limit : 467 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 5/467

Time elapsed: 800 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 10/467

Time elapsed: 805 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 15/467

Time elapsed: 810 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 20/467

Time elapsed: 815 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 25/467

Time elapsed: 820 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 30/467

Time elapsed: 825 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 35/467

Time elapsed: 830 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 40/467

Time elapsed: 835 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 45/467

Time elapsed: 840 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 50/467

Time elapsed: 845 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 55/467

Time elapsed: 850 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 60/467

Time elapsed: 855 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 65/467

Time elapsed: 860 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 865 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 547 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/547

Time elapsed: 870 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/547

Time elapsed: 875 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/547

Time elapsed: 880 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/547

Time elapsed: 885 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/547

Time elapsed: 890 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/547

Time elapsed: 895 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/547

Time elapsed: 900 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/547

Time elapsed: 905 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/547

Time elapsed: 910 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/547

Time elapsed: 915 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/547

Time elapsed: 920 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/547

Time elapsed: 925 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/547

Time elapsed: 930 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/547

Time elapsed: 935 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 940 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 665 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 886 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 5/886

Time elapsed: 945 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 10/886

Time elapsed: 950 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 15/886

Time elapsed: 955 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 20/886

Time elapsed: 960 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 25/886

Time elapsed: 965 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 30/886

Time elapsed: 970 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 35/886

Time elapsed: 975 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 40/886

Time elapsed: 980 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 45/886

Time elapsed: 985 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 50/886

Time elapsed: 990 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 55/886

Time elapsed: 995 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 60/886

Time elapsed: 1000 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 65/886

Time elapsed: 1005 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 70/886

Time elapsed: 1010 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 75/886

Time elapsed: 1015 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 80/886

Time elapsed: 1020 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 85/886

Time elapsed: 1025 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 90/886

Time elapsed: 1030 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 95/886

Time elapsed: 1035 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 100/886

Time elapsed: 1040 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 105/886

Time elapsed: 1045 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 110/886

Time elapsed: 1050 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 115/886

Time elapsed: 1055 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 120/886

Time elapsed: 1060 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 125/886

Time elapsed: 1065 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 130/886

Time elapsed: 1070 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 135/886

Time elapsed: 1075 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 140/886

Time elapsed: 1080 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1085 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 1257 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 5/1257

Time elapsed: 1090 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 10/1257

Time elapsed: 1095 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 15/1257

Time elapsed: 1100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 20/1257

Time elapsed: 1105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 25/1257

Time elapsed: 1110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 30/1257

Time elapsed: 1115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 35/1257

Time elapsed: 1120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 40/1257

Time elapsed: 1125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 45/1257

Time elapsed: 1130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 50/1257

Time elapsed: 1135 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 55/1257

Time elapsed: 1140 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 60/1257

Time elapsed: 1145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 65/1257

Time elapsed: 1150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 70/1257

Time elapsed: 1155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 75/1257

Time elapsed: 1160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 80/1257

Time elapsed: 1165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 85/1257

Time elapsed: 1170 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 90/1257

Time elapsed: 1175 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 95/1257

Time elapsed: 1180 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 100/1257

Time elapsed: 1185 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 105/1257

Time elapsed: 1190 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 110/1257

Time elapsed: 1195 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 115/1257

Time elapsed: 1200 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 120/1257

Time elapsed: 1205 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1210 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 2390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 5/2390

Time elapsed: 1215 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 10/2390

Time elapsed: 1220 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 15/2390

Time elapsed: 1225 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 21/2390

Time elapsed: 1231 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 26/2390

Time elapsed: 1236 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 31/2390

Time elapsed: 1241 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 36/2390

Time elapsed: 1246 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 41/2390

Time elapsed: 1251 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 46/2390

Time elapsed: 1256 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 51/2390

Time elapsed: 1261 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 56/2390

Time elapsed: 1266 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 61/2390

Time elapsed: 1271 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 66/2390

Time elapsed: 1276 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 71/2390

Time elapsed: 1281 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 76/2390

Time elapsed: 1286 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 81/2390

Time elapsed: 1291 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 86/2390

Time elapsed: 1296 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 91/2390

Time elapsed: 1301 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 96/2390

Time elapsed: 1306 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 101/2390

Time elapsed: 1311 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-07:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1316 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

Time elapsed: 1316 secs. Pages
-162124152500458.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off ssh) ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ ================================================ examination is CTLFireability 0458 ========================== 08:57 CTLCardinality.txt 08:57 CTLCardinality.xml 08:57 CTLFireability.txt 08:57 CTLFireability.xml 07:58 LTLCardinality.txt 07:58 LTLCardinality.xml 07:58 LTLFireability.txt 07:58 LTLFireability.xml 08:13 NewModel 18:42 ReachabilityCardinality.txt 18:42 ReachabilityCardinality.xml 15:49 ReachabilityFireability.txt 15:49 ReachabilityFireability.xml 04:40 UpperBounds.txt 04:40 UpperBounds.xml 08:13 equiv_col 08:13 instance 08:13 iscolored 08:13 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:322 rite.k:331 rite.k:314 rite.k:296 rite.k:314 rite.k:325 rite.k:337 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:394 rite.k:253 rite.k:253 rite.k:325 rite.k:337 rite.k:317 rite.k:322 rite.k:334 rite.k:296 rite.k:317 rite.k:296 rite.k:317 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:334 rite.k:299 rite.k:322 rite.k:334 rite.k:296 rite.k:253 rite.k:253 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:253 rite.k:325 rite.k:328 rite.k:296 rite.k:250 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:250 rite.k:250 rite.k:314 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:334 rite.k:317 rite.k:325 rite.k:331 rite.k:299 rite.k:322 rite.k:328 rite.k:299 rite.k:469 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:331 rite.k:299 rite.k:322 rite.k:331 rite.k:325 rite.k:334 rite.k:296 rite.k:253 rite.k:317 rite.k:322 rite.k:331 rite.k:314 rite.k:322 rite.k:337 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:317 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:337 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:322 rite.k:334 rite.k:299 rite.k:553 rite.k:322 rite.k:334 rite.k:325 rite.k:334 rite.k:296 rite.k:317 rite.k:325 rite.k:331 rite.k:325 rite.k:328 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:325 rite.k:334 rite.k:322 rite.k:334 rite.k:299 rite.k:296 rite.k:322 rite.k:331 rite.k:317 rite.k:325 rite.k:328 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:325 rite.k:328 rite.k:296 places removed rite.k:749 rite.k:788 rite.k:711 for 45 HirschbergSinclair-PT-45-CTLFireability-15 rite.k:711 rite.k:711 for 15 HirschbergSinclair-PT-45-CTLFireability-05 for 15 HirschbergSinclair-PT-45-CTLFireability-05 for 15 HirschbergSinclair-PT-45-CTLFireability-05 rite.k:711 for HirschbergSinclair-PT-45-CTLFireability-05 0.000000 1 ecution/CTLFireability-50.sara. for HirschbergSinclair-PT-45-CTLFireability-05 3 1 0.000000 0 for HirschbergSinclair-PT-45-CTLFireability-05 (obsolete) for HirschbergSinclair-PT-45-CTLFireability-05 rite.k:811 rite.k:815 rite.k:808 rite.k:808 rite.k:814 rite.k:808 rite.k:812 rite.k:813 rite.k:807 rite.k:813 rite.k:812 rite.k:811 rite.k:814 rite.k:806 rite.k:807 rite.k:812 rite.k:809 rite.k:814 rite.k:806 rite.k:809 rite.k:807 rite.k:811 rite.k:809 rite.k:808 rite.k:811 rite.k:806 rite.k:807 rite.k:809 rite.k:807 rite.k:812 rite.k:809 rite.k:812 rite.k:814 rite.k:806 rite.k:808 rite.k:806 rite.k:807 rite.k:812 rite.k:808 rite.k:811 rite.k:807 rite.k:810 rite.k:810 rite.k:811 rite.k:808 rite.k:807 rite.k:806 rite.k:807 rite.k:811 rite.k:815 rite.k:811 rite.k:812 rite.k:808 rite.k:811 rite.k:813 rite.k:813 rite.k:809 rite.k:807 rite.k:811 rite.k:812 rite.k:810 rite.k:811 rite.k:813 rite.k:807 rite.k:812 rite.k:809 rite.k:811 rite.k:812 rite.k:811 rite.k:807 rite.k:812 rite.k:815 rite.k:807 rite.k:807 rite.k:814 rite.k:807 rite.k:809 rite.k:807 rite.k:814 rite.k:813 rite.k:814 rite.k:812 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-45-CTLFireability-15 168010 m, 33602 m/sec, 789599 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-15 355406 m, 37479 m/sec, 1790176 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-15 522188 m, 33356 m/sec, 2817280 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-15 691273 m, 33817 m/sec, 3824317 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-15 856880 m, 33121 m/sec, 4841282 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-15 1024499 m, 33523 m/sec, 5841828 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-15 1186421 m, 32384 m/sec, 6841430 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-15 1342099 m, 31135 m/sec, 7843600 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-15 1482818 m, 28143 m/sec, 8863586 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-15 1626276 m, 28691 m/sec, 9864204 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-15 1770640 m, 28872 m/sec, 10880169 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-15 1905224 m, 26916 m/sec, 11882862 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-15 2077718 m, 34498 m/sec, 12875793 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-15 2232715 m, 30999 m/sec, 13866022 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-15 2382427 m, 29942 m/sec, 14876404 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-15 2516813 m, 26877 m/sec, 15878745 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-15 2667634 m, 30164 m/sec, 16882213 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-15 2803654 m, 27204 m/sec, 17887332 t fired, . in use: 13 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-15 2964081 m, 32085 m/sec, 18876816 t fired, . in use: 14 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-15 3121229 m, 31429 m/sec, 19868258 t fired, . in use: 14 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-15 3273662 m, 30486 m/sec, 20867223 t fired, . in use: 15 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-15 3413762 m, 28020 m/sec, 21879888 t fired, . in use: 16 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-15 3557117 m, 28671 m/sec, 22881980 t fired, . in use: 16 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-15 3697230 m, 28022 m/sec, 23893878 t fired, . in use: 17 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-15 3838146 m, 28183 m/sec, 24884256 t fired, . in use: 18 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-15 3981238 m, 28618 m/sec, 25878300 t fired, . in use: 18 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-15 4112842 m, 26320 m/sec, 26862556 t fired, . in use: 19 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-15 4248509 m, 27133 m/sec, 27868122 t fired, . in use: 19 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-15 4368760 m, 24050 m/sec, 28877145 t fired, . in use: 20 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-15 4494243 m, 25096 m/sec, 29876394 t fired, . in use: 20 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-15 4619686 m, 25088 m/sec, 30886676 t fired, . in use: 21 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-15 4738056 m, 23674 m/sec, 31884057 t fired, . in use: 21 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-15 4883296 m, 29048 m/sec, 32865247 t fired, . in use: 22 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-15 5016736 m, 26688 m/sec, 33849580 t fired, . in use: 23 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-15 5149236 m, 26500 m/sec, 34840810 t fired, . in use: 23 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-15 5271991 m, 24551 m/sec, 35848177 t fired, . in use: 24 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-15 5388927 m, 23387 m/sec, 36838618 t fired, . in use: 24 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-15 5523171 m, 26848 m/sec, 37839984 t fired, . in use: 25 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-15 5643290 m, 24023 m/sec, 38842705 t fired, . in use: 25 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-15 5787007 m, 28743 m/sec, 39831249 t fired, . in use: 26 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-15 5945879 m, 31774 m/sec, 40814611 t fired, . in use: 27 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-15 6098827 m, 30589 m/sec, 41800555 t fired, . in use: 27 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-15 6237014 m, 27637 m/sec, 42805138 t fired, . in use: 28 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-15 6377648 m, 28126 m/sec, 43790307 t fired, . in use: 29 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-15 6521203 m, 28711 m/sec, 44789188 t fired, . in use: 29 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-15 6652504 m, 26260 m/sec, 45774891 t fired, . in use: 30 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-15 6802393 m, 29977 m/sec, 46755945 t fired, . in use: 30 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-15 6934046 m, 26330 m/sec, 47740665 t fired, . in use: 31 for HirschbergSinclair-PT-45-CTLFireability-15 (local timeout) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 F 0 0 0 0 1 1 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 42 HirschbergSinclair-PT-45-CTLFireability-14 for 45 HirschbergSinclair-PT-45-CTLFireability-15 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-14 312579 m, 62515 m/sec, 656515 t fired, . 1/5 HirschbergSinclair-PT-45-CTLFireability-15 201447 m, -1346519 m/sec, 981622 t fired, . in use: 37 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-14 610063 m, 59496 m/sec, 1305115 t fired, . 2/5 HirschbergSinclair-PT-45-CTLFireability-15 386153 m, 36941 m/sec, 1970020 t fired, . in use: 41 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-14 909929 m, 59973 m/sec, 1971953 t fired, . 3/5 HirschbergSinclair-PT-45-CTLFireability-15 551084 m, 32986 m/sec, 2981852 t fired, . in use: 46 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-14 1169830 m, 51980 m/sec, 2618944 t fired, . 4/5 HirschbergSinclair-PT-45-CTLFireability-15 719352 m, 33653 m/sec, 3982810 t fired, . in use: 49 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-14 1432697 m, 52573 m/sec, 3270779 t fired, . 4/5 HirschbergSinclair-PT-45-CTLFireability-15 881367 m, 32403 m/sec, 4988651 t fired, . in use: 52 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-14 1674529 m, 48366 m/sec, 3919884 t fired, . 5/5 HirschbergSinclair-PT-45-CTLFireability-15 1048090 m, 33344 m/sec, 5983697 t fired, . in use: 56 for HirschbergSinclair-PT-45-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-14 1968290 m, 58752 m/sec, 4575602 t fired, . in use: 57 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-14 2235813 m, 53504 m/sec, 5226576 t fired, . in use: 57 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-14 2499231 m, 52683 m/sec, 5875692 t fired, . in use: 59 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-14 2760307 m, 52215 m/sec, 6533355 t fired, . in use: 62 for HirschbergSinclair-PT-45-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 39 HirschbergSinclair-PT-45-CTLFireability-13 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-13 276669 m, 55333 m/sec, 709150 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-13 532842 m, 51234 m/sec, 1416181 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-13 780329 m, 49497 m/sec, 2117545 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-13 1020416 m, 48017 m/sec, 2837474 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-13 1262667 m, 48450 m/sec, 3538076 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-13 1506003 m, 48667 m/sec, 4244994 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-13 1748555 m, 48510 m/sec, 4950733 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-13 1957245 m, 41738 m/sec, 5639786 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-13 2181163 m, 44783 m/sec, 6330315 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-13 2408975 m, 45562 m/sec, 7031587 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-13 2646854 m, 47575 m/sec, 7745663 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-13 2883155 m, 47260 m/sec, 8431163 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 36 HirschbergSinclair-PT-45-CTLFireability-12 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-12 465848 m, 93169 m/sec, 699864 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-12 882175 m, 83265 m/sec, 1399567 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-12 1288252 m, 81215 m/sec, 2092078 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-12 1697067 m, 81763 m/sec, 2788207 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-12 2102444 m, 81075 m/sec, 3481754 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-12 2508408 m, 81192 m/sec, 4170163 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-12 2905863 m, 79491 m/sec, 4852819 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-12 3300305 m, 78888 m/sec, 5531821 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-12 3684627 m, 76864 m/sec, 6202700 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-12 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 33 HirschbergSinclair-PT-45-CTLFireability-11 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-11 159381 m, 31876 m/sec, 684834 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-11 294163 m, 26956 m/sec, 1377720 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-11 425509 m, 26269 m/sec, 2069656 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-11 558163 m, 26530 m/sec, 2760206 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-11 682949 m, 24957 m/sec, 3448842 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-11 815627 m, 26535 m/sec, 4138775 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-11 946085 m, 26091 m/sec, 4826224 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-11 1077932 m, 26369 m/sec, 5511824 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-11 1202200 m, 24853 m/sec, 6196910 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-11 1313800 m, 22320 m/sec, 6892345 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-11 1427322 m, 22704 m/sec, 7584626 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-11 1533785 m, 21292 m/sec, 8278255 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-11 1664065 m, 26056 m/sec, 8966535 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-11 1783290 m, 23845 m/sec, 9656725 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-11 1891706 m, 21683 m/sec, 10348154 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-11 2002134 m, 22085 m/sec, 11041167 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-11 2124370 m, 24447 m/sec, 11726901 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-11 2248611 m, 24848 m/sec, 12413629 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-11 2358171 m, 21912 m/sec, 13102680 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-11 2497752 m, 27916 m/sec, 13783251 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-11 2650174 m, 30484 m/sec, 14461846 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-11 2776514 m, 25268 m/sec, 15141651 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-11 2903440 m, 25385 m/sec, 15817641 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-11 3038672 m, 27046 m/sec, 16494583 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-11 3164438 m, 25153 m/sec, 17167292 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-11 3291671 m, 25446 m/sec, 17837570 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-11 3421460 m, 25957 m/sec, 18514096 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 30 HirschbergSinclair-PT-45-CTLFireability-10 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-10 332795 m, 66559 m/sec, 614300 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-10 639920 m, 61425 m/sec, 1231584 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-10 943531 m, 60722 m/sec, 1848349 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-10 1250086 m, 61311 m/sec, 2461939 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-10 1547689 m, 59520 m/sec, 3070182 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-10 1837417 m, 57945 m/sec, 3684219 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-10 2113453 m, 55207 m/sec, 4290928 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-10 2389523 m, 55214 m/sec, 4901060 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-10 2690245 m, 60144 m/sec, 5517324 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-10 2982293 m, 58409 m/sec, 6137289 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-10 3258526 m, 55246 m/sec, 6752675 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-10 3535855 m, 55465 m/sec, 7372824 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 27 HirschbergSinclair-PT-45-CTLFireability-09 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-09 282179 m, 56435 m/sec, 725156 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-09 519089 m, 47382 m/sec, 1444233 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-09 758355 m, 47853 m/sec, 2166192 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-09 996992 m, 47727 m/sec, 2877130 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-09 1235285 m, 47658 m/sec, 3584708 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-09 1449886 m, 42920 m/sec, 4310528 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-09 1641554 m, 38333 m/sec, 5035113 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-09 1832635 m, 38216 m/sec, 5753935 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-09 2029759 m, 39424 m/sec, 6482020 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-09 2224424 m, 38933 m/sec, 7201798 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-09 2411978 m, 37510 m/sec, 7900393 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-09 2637665 m, 45137 m/sec, 8595763 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-09 2849680 m, 42403 m/sec, 9290483 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-09 3049083 m, 39880 m/sec, 9989821 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-09 3249484 m, 40080 m/sec, 10676583 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-09 3447351 m, 39573 m/sec, 11352182 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-09 3654325 m, 41394 m/sec, 12035160 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-09 3885974 m, 46329 m/sec, 12756689 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 24 HirschbergSinclair-PT-45-CTLFireability-08 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-08 332814 m, 66562 m/sec, 727875 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-08 628522 m, 59141 m/sec, 1453047 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-08 907894 m, 55874 m/sec, 2167986 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-08 1195141 m, 57449 m/sec, 2895185 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-08 1481347 m, 57241 m/sec, 3614947 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-08 1760965 m, 55923 m/sec, 4322149 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-08 2027388 m, 53284 m/sec, 5001230 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-08 2301354 m, 54793 m/sec, 5696068 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-08 2594272 m, 58583 m/sec, 6420889 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-08 2854878 m, 52121 m/sec, 7138443 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-08 3113238 m, 51672 m/sec, 7862374 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-08 3372130 m, 51778 m/sec, 8585363 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-08 3621829 m, 49939 m/sec, 9291255 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 21 HirschbergSinclair-PT-45-CTLFireability-07 for HirschbergSinclair-PT-45-CTLFireability-07 1355 1402 0.000000 1 for 18 HirschbergSinclair-PT-45-CTLFireability-06 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-06 286836 m, 57367 m/sec, 746269 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-06 535358 m, 49704 m/sec, 1489588 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 788608 m, 50650 m/sec, 2230301 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-06 1038572 m, 49992 m/sec, 2971571 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-06 1272472 m, 46780 m/sec, 3716329 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-06 1490156 m, 43536 m/sec, 4453802 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-06 1728671 m, 47703 m/sec, 5187980 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-06 1957177 m, 45701 m/sec, 5920854 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-06 2174267 m, 43418 m/sec, 6648324 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-06 2392792 m, 43705 m/sec, 7383940 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-06 2617312 m, 44904 m/sec, 8115457 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-06 2838951 m, 44327 m/sec, 8850924 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-06 3066329 m, 45475 m/sec, 9582608 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 12 HirschbergSinclair-PT-45-CTLFireability-04 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-04 302666 m, 60533 m/sec, 746823 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-04 558442 m, 51155 m/sec, 1493842 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-04 825163 m, 53344 m/sec, 2229041 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-04 1091570 m, 53281 m/sec, 2974548 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-04 1362651 m, 54216 m/sec, 3714844 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-04 1633836 m, 54237 m/sec, 4458655 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-04 1900142 m, 53261 m/sec, 5188562 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-04 2128177 m, 45607 m/sec, 5935589 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-04 2362820 m, 46928 m/sec, 6667400 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-04 2591702 m, 45776 m/sec, 7395527 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-04 2821579 m, 45975 m/sec, 8120627 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-04 3058926 m, 47469 m/sec, 8841711 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-04 3292482 m, 46711 m/sec, 9581646 t fired, . in use: 64 VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-04 3534396 m, 48382 m/sec, 10312492 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 9 HirschbergSinclair-PT-45-CTLFireability-03 for HirschbergSinclair-PT-45-CTLFireability-03 4448 4491 0.000000 1 for 6 HirschbergSinclair-PT-45-CTLFireability-02 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-02 156546 m, 31309 m/sec, 609784 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-02 293194 m, 27329 m/sec, 1214701 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-02 419868 m, 25334 m/sec, 1816930 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-02 558554 m, 27737 m/sec, 2404106 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-02 694483 m, 27185 m/sec, 3014531 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-02 815965 m, 24296 m/sec, 3606892 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-02 928619 m, 22530 m/sec, 4222101 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-02 1041833 m, 22642 m/sec, 4822525 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-02 1142233 m, 20080 m/sec, 5414269 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-02 1243347 m, 20222 m/sec, 5994401 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-02 1346924 m, 20715 m/sec, 6608820 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-02 1465306 m, 23676 m/sec, 7201218 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-02 1578470 m, 22632 m/sec, 7788061 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-02 1684307 m, 21167 m/sec, 8376304 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-02 1814905 m, 26119 m/sec, 8982677 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-02 1935153 m, 24049 m/sec, 9565995 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-02 2048683 m, 22706 m/sec, 10173954 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-02 2158485 m, 21960 m/sec, 10764931 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-02 2262295 m, 20762 m/sec, 11357542 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-02 2357243 m, 18989 m/sec, 11921476 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-02 2459340 m, 20419 m/sec, 12531763 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-02 2577130 m, 23558 m/sec, 13117013 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-02 2690600 m, 22694 m/sec, 13702959 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-02 2793806 m, 20641 m/sec, 14274986 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-02 2901686 m, 21576 m/sec, 14897101 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-02 2996399 m, 18942 m/sec, 15526445 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-02 3092746 m, 19269 m/sec, 16154593 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-02 3184643 m, 18379 m/sec, 16778712 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 3 HirschbergSinclair-PT-45-CTLFireability-01 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-01 186598 m, 37319 m/sec, 751896 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-01 350713 m, 32823 m/sec, 1501182 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-01 513986 m, 32654 m/sec, 2244952 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-01 680977 m, 33398 m/sec, 2993204 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-01 844393 m, 32683 m/sec, 3728874 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-01 1006283 m, 32378 m/sec, 4476359 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-01 1168673 m, 32478 m/sec, 5210808 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-01 1316820 m, 29629 m/sec, 5958215 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-01 1465831 m, 29802 m/sec, 6701984 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-01 1611671 m, 29168 m/sec, 7439390 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-01 1757801 m, 29226 m/sec, 8172904 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-01 1903073 m, 29054 m/sec, 8908505 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-01 2051089 m, 29603 m/sec, 9650476 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-01 2195113 m, 28804 m/sec, 10380596 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-01 2342639 m, 29505 m/sec, 11118178 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-01 2487479 m, 28968 m/sec, 11841928 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-01 2648770 m, 32258 m/sec, 12588333 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-01 2799474 m, 30140 m/sec, 13338524 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-01 2946673 m, 29439 m/sec, 14085009 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-01 3090774 m, 28820 m/sec, 14829047 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-01 3236780 m, 29201 m/sec, 15568716 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-01 3378293 m, 28302 m/sec, 16298084 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-01 3538535 m, 32048 m/sec, 17024484 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-01 3683752 m, 29043 m/sec, 17752993 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 for 0 HirschbergSinclair-PT-45-CTLFireability-00 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-00 351770 m, 70354 m/sec, 1012188 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-00 663195 m, 62285 m/sec, 2017319 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-00 956450 m, 58651 m/sec, 3018921 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-00 1221925 m, 53095 m/sec, 4020800 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-00 1517326 m, 59080 m/sec, 5017055 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-00 1780942 m, 52723 m/sec, 5996945 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-00 2077124 m, 59236 m/sec, 6997504 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-00 2349798 m, 54534 m/sec, 7993407 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-00 2619730 m, 53986 m/sec, 8994900 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-00 2867788 m, 49611 m/sec, 9983404 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-00 3102816 m, 47005 m/sec, 10978316 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-00 3354223 m, 50281 m/sec, 11956086 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-00 3587031 m, 46561 m/sec, 12923412 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-00 3857282 m, 54050 m/sec, 13912431 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-00 4135747 m, 55693 m/sec, 14905216 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-00 4404478 m, 53746 m/sec, 15896058 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-00 4653501 m, 49804 m/sec, 16878961 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-00 4882399 m, 45779 m/sec, 17860166 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-00 5135657 m, 50651 m/sec, 18844180 t fired, . in use: 64 VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-00 5373663 m, 47601 m/sec, 19804996 t fired, . in use: 64 for HirschbergSinclair-PT-45-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker EF true findpath CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 F 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 64 tasks 16 VALUE PRODUCED BY CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR EF true findpath CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR F unknown AGGR in use: 64

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-45, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152500458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;