MCC'2021- Execution of r289-tall-162124152500450

About the Execution of LoLA for HirschbergSinclair-PT-40

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3362.468	1709992.00	1744626.00	3764.90	F??FF??????T?T??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-4028
Executing tool lola
Input is HirschbergSinclair-PT-40,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-16212415250
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 37K May 15
-rw-r--r-- 1 mcc users 177K May 15
-rw-r--r-- 1 mcc users 17K May 15
-rw-r--r-- 1 mcc users 72K May 15
-rw-r--r-- 1 mcc users 5.1K May 12
-rw-r--r-- 1 mcc users 28K May 12
-rw-r--r-- 1 mcc users 3.1K May 12
-rw-r--r-- 1 mcc users 18K May 12
-rw-r--r-- 1 mcc users 1 May 12
-rw-r--r-- 1 mcc users 5.1K May 11
-rw-r--r-- 1 mcc users 20K May 11
-rw-r--r-- 1 mcc users 3.6K May 11
-rw-r--r-- 1 mcc users 15K May 11
-rw-r--r-- 1 mcc users 1.9K May 12
-rw-r--r-- 1 mcc users 3.9K May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 3 May 12
-rw-r--r-- 1 mcc users 6 May 12
-rw-r--r-- 1 mcc users 1.4M May 12

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi
FORMULA_NAME HirschbergSinclair-PT-40-CTLFi

=== Now, execution of the tool begins

BK_START 1621280804080

starting LoLA
BK_INPUT HirschbergSinclair-PT-40
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-40-CTLFireability-13

FORMULA HirschbergSinclair-PT-40-CTLFireability-04

FORMULA HirschbergSinclair-PT-40-CTLFireability-11

FORMULA HirschbergSinclair-PT-40-CTLFireability-03

FORMULA HirschbergSinclair-PT-40-CTLFireability-00

BK_STOP 1621282514072

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 91 (type EXCL)
lola: time limit : 123 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 89 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 91 (type EXCL)
lola: result : true
lola: time used :
lola: memory pages used :
lola: CANCELED task # 89 (type FNDP)
lola: CANCELED task # 90 (type EQUN)
lola: CANCELED task # 92 (type SRCH)
lola: LAUNCH task # 96 (type EXCL)
lola: time limit : 132 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 84 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 92 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: FINISHED task # 90 (type EQUN)
lola: result : unknown
lola: FINISHED task # 89 (type FNDP)
lola: result : true
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: FINISHED task # 87 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 94 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type FNDP)
lola: result : true
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 85 (type EQUN)
lola: LAUNCH task # 95 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: FINISHED task # 96 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 94 (type FNDP)
lola: CANCELED task # 95 (type EQUN)
lola: LAUNCH task # 69 (type EXCL)
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: FINISHED task # 94 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
sara: try reading problem file /home/mcc/ex
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew

lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 85 (type EQUN)
lola: result : true
sara: try reading problem file /home/mcc/ex
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
sara: place or transition ordering
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 3/170

Time elapsed: 14 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 8/170

Time elapsed: 19 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 13/170

Time elapsed: 24 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 18/170

Time elapsed: 29 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 23/170

Time elapsed: 34 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 28/170

Time elapsed: 39 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 33/170

Time elapsed: 44 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 95 (type EQUN)
lola: result : true
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 38/170

Time elapsed: 49 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 43/170

Time elapsed: 54 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 48/170

Time elapsed: 59 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 53/170

Time elapsed: 64 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 58/170

Time elapsed: 69 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 63/170

Time elapsed: 74 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 68/170

Time elapsed: 79 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 73/170

Time elapsed: 84 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
69 CTL EXCL 78/170

Time elapsed: 89 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 101 (type EXCL)
lola: time limit : 175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 101 (type
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 100 (type EXCL)
lola: time limit : 184 sec
lola: memory limit: 32 pages
lola: FINISHED task # 100 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 82 (type EXCL)
lola: time limit : 206 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 5/206

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 10/206

Time elapsed: 104 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 15/206

Time elapsed: 109 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 20/206

Time elapsed: 114 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 25/206

Time elapsed: 119 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 30/206

Time elapsed: 124 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 35/206

Time elapsed: 129 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 40/206

Time elapsed: 134 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 45/206

Time elapsed: 139 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 50/206

Time elapsed: 144 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 55/206

Time elapsed: 149 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 60/206

Time elapsed: 154 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 65/206

Time elapsed: 159 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 70/206

Time elapsed: 164 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 75/206

Time elapsed: 169 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 80/206

Time elapsed: 174 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 85/206

Time elapsed: 179 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 90/206

Time elapsed: 184 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 95/206

Time elapsed: 189 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 100/206

Time elapsed: 194 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 105/206

Time elapsed: 199 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 110/206

Time elapsed: 204 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 115/206

Time elapsed: 209 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 120/206

Time elapsed: 214 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 125/206

Time elapsed: 219 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 130/206

Time elapsed: 224 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 135/206

Time elapsed: 229 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 140/206

Time elapsed: 234 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 145/206

Time elapsed: 239 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 150/206

Time elapsed: 244 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 155/206

Time elapsed: 249 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 160/206

Time elapsed: 254 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 165/206

Time elapsed: 259 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 170/206

Time elapsed: 264 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 175/206

Time elapsed: 269 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 180/206

Time elapsed: 274 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 185/206

Time elapsed: 279 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 190/206

Time elapsed: 284 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 195/206

Time elapsed: 289 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 200/206

Time elapsed: 294 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 205/206

Time elapsed: 299 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 82 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 304 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL)
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 82 (type EXCL)
lola: time limit : 3296 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 5/219

Time elapsed: 309 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 10/219

Time elapsed: 314 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 15/219

Time elapsed: 319 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 20/219

Time elapsed: 324 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
82 CTL EXCL 25/219

Time elapsed: 329 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 82 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 334 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL)
lola: time limit : 233 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 5/233

Time elapsed: 339 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 10/233

Time elapsed: 344 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 15/233

Time elapsed: 349 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 20/233

Time elapsed: 354 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 25/233

Time elapsed: 359 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 30/233

Time elapsed: 364 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 35/233

Time elapsed: 369 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 40/233

Time elapsed: 374 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 45/233

Time elapsed: 379 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 50/233

Time elapsed: 384 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 55/233

Time elapsed: 389 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
53 CTL EXCL 60/233

Time elapsed: 394 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 399 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL)
lola: time limit : 246 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 44 (type EXCL)
lola: time limit : 266 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 5/266

Time elapsed: 404 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 10/266

Time elapsed: 409 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 15/266

Time elapsed: 414 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 20/266

Time elapsed: 419 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 25/266

Time elapsed: 424 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 30/266

Time elapsed: 429 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 35/266

Time elapsed: 434 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 40/266

Time elapsed: 439 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 45/266

Time elapsed: 444 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 50/266

Time elapsed: 449 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 55/266

Time elapsed: 454 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 60/266

Time elapsed: 459 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 65/266

Time elapsed: 464 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 70/266

Time elapsed: 469 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 75/266

Time elapsed: 474 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 80/266

Time elapsed: 479 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 85/266

Time elapsed: 484 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 90/266

Time elapsed: 489 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 95/266

Time elapsed: 494 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 100/266

Time elapsed: 499 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 105/266

Time elapsed: 504 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 110/266

Time elapsed: 509 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 115/266

Time elapsed: 514 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 120/266

Time elapsed: 519 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 125/266

Time elapsed: 524 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
44 CTL EXCL 130/266

Time elapsed: 529 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 534 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL)
lola: time limit : 278 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 5/278

Time elapsed: 539 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 10/278

Time elapsed: 544 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 15/278

Time elapsed: 549 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 20/278

Time elapsed: 554 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 25/278

Time elapsed: 559 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 30/278

Time elapsed: 564 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 35/278

Time elapsed: 569 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 40/278

Time elapsed: 574 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 45/278

Time elapsed: 579 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 50/278

Time elapsed: 584 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 55/278

Time elapsed: 589 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 60/278

Time elapsed: 594 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 65/278

Time elapsed: 599 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 70/278

Time elapsed: 604 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 75/278

Time elapsed: 609 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 80/278

Time elapsed: 614 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 85/278

Time elapsed: 619 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 90/278

Time elapsed: 624 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 95/278

Time elapsed: 629 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 100/278

Time elapsed: 634 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 105/278

Time elapsed: 639 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 110/278

Time elapsed: 644 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 115/278

Time elapsed: 649 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 120/278

Time elapsed: 654 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 125/278

Time elapsed: 659 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 130/278

Time elapsed: 664 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 135/278

Time elapsed: 669 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 140/278

Time elapsed: 674 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 679 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL)
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 5/292

Time elapsed: 684 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 10/292

Time elapsed: 689 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 15/292

Time elapsed: 694 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 20/292

Time elapsed: 699 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 25/292

Time elapsed: 704 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 30/292

Time elapsed: 709 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 35/292

Time elapsed: 714 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 40/292

Time elapsed: 719 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 45/292

Time elapsed: 724 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 50/292

Time elapsed: 729 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 55/292

Time elapsed: 734 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 60/292

Time elapsed: 739 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
35 CTL EXCL 65/292

Time elapsed: 744 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 749 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL)
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 5/316

Time elapsed: 754 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 10/316

Time elapsed: 759 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 15/316

Time elapsed: 764 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 20/316

Time elapsed: 769 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 25/316

Time elapsed: 774 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 30/316

Time elapsed: 779 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 35/316

Time elapsed: 784 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 40/316

Time elapsed: 789 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 45/316

Time elapsed: 794 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 50/316

Time elapsed: 799 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 55/316

Time elapsed: 804 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 60/316

Time elapsed: 809 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 65/316

Time elapsed: 814 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 70/316

Time elapsed: 819 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 75/316

Time elapsed: 824 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 80/316

Time elapsed: 829 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 85/316

Time elapsed: 834 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
32 CTL EXCL 90/316

Time elapsed: 839 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 844 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 344 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 393 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 5/393

Time elapsed: 849 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 10/393

Time elapsed: 854 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 15/393

Time elapsed: 859 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 20/393

Time elapsed: 864 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 25/393

Time elapsed: 869 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 30/393

Time elapsed: 874 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 35/393

Time elapsed: 879 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 40/393

Time elapsed: 884 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 45/393

Time elapsed: 889 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 50/393

Time elapsed: 894 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 55/393

Time elapsed: 899 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 60/393

Time elapsed: 904 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 65/393

Time elapsed: 909 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 70/393

Time elapsed: 914 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 75/393

Time elapsed: 919 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 80/393

Time elapsed: 924 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 85/393

Time elapsed: 929 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 90/393

Time elapsed: 934 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 95/393

Time elapsed: 939 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 100/393

Time elapsed: 944 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 105/393

Time elapsed: 949 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 110/393

Time elapsed: 954 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 115/393

Time elapsed: 959 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 120/393

Time elapsed: 964 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 125/393

Time elapsed: 969 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 130/393

Time elapsed: 974 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 979 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 99 (type EXCL)
lola: time limit : 524 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 5/524

Time elapsed: 984 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 10/524

Time elapsed: 989 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 15/524

Time elapsed: 994 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 20/524

Time elapsed: 999 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 25/524

Time elapsed: 1004 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 30/524

Time elapsed: 1009 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 35/524

Time elapsed: 1014 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 40/524

Time elapsed: 1019 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 45/524

Time elapsed: 1024 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 50/524

Time elapsed: 1029 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 55/524

Time elapsed: 1034 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 60/524

Time elapsed: 1039 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 65/524

Time elapsed: 1044 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 70/524

Time elapsed: 1049 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 75/524

Time elapsed: 1054 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 80/524

Time elapsed: 1059 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 85/524

Time elapsed: 1064 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 90/524

Time elapsed: 1069 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 95/524

Time elapsed: 1074 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 100/524

Time elapsed: 1079 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 105/524

Time elapsed: 1084 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 110/524

Time elapsed: 1089 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 115/524

Time elapsed: 1094 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 120/524

Time elapsed: 1099 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 125/524

Time elapsed: 1104 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 130/524

Time elapsed: 1109 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 135/524

Time elapsed: 1114 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 140/524

Time elapsed: 1119 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 145/524

Time elapsed: 1124 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 150/524

Time elapsed: 1129 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 155/524

Time elapsed: 1134 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 160/524

Time elapsed: 1139 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 165/524

Time elapsed: 1144 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 170/524

Time elapsed: 1149 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 175/524

Time elapsed: 1154 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 180/524

Time elapsed: 1159 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 185/524

Time elapsed: 1164 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 190/524

Time elapsed: 1169 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 195/524

Time elapsed: 1174 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 200/524

Time elapsed: 1179 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 205/524

Time elapsed: 1184 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 210/524

Time elapsed: 1189 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 215/524

Time elapsed: 1194 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 220/524

Time elapsed: 1199 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 225/524

Time elapsed: 1204 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 230/524

Time elapsed: 1209 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 235/524

Time elapsed: 1214 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 240/524

Time elapsed: 1219 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 245/524

Time elapsed: 1224 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 250/524

Time elapsed: 1229 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 255/524

Time elapsed: 1234 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 260/524

Time elapsed: 1239 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 265/524

Time elapsed: 1244 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 270/524

Time elapsed: 1249 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 275/524

Time elapsed: 1254 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 280/524

Time elapsed: 1259 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 285/524

Time elapsed: 1264 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 290/524

Time elapsed: 1269 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 295/524

Time elapsed: 1274 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 300/524

Time elapsed: 1279 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 305/524

Time elapsed: 1284 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 310/524

Time elapsed: 1289 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 315/524

Time elapsed: 1294 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 320/524

Time elapsed: 1299 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 325/524

Time elapsed: 1304 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 330/524

Time elapsed: 1309 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 335/524

Time elapsed: 1314 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 340/524

Time elapsed: 1319 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 345/524

Time elapsed: 1324 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 350/524

Time elapsed: 1329 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 355/524

Time elapsed: 1334 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 360/524

Time elapsed: 1339 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 365/524

Time elapsed: 1344 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 370/524

Time elapsed: 1349 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 375/524

Time elapsed: 1354 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 380/524

Time elapsed: 1359 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 385/524

Time elapsed: 1364 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 390/524

Time elapsed: 1369 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 395/524

Time elapsed: 1374 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 400/524

Time elapsed: 1379 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 405/524

Time elapsed: 1384 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 410/524

Time elapsed: 1389 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 415/524

Time elapsed: 1394 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 420/524

Time elapsed: 1399 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
99 EFEG EXCL 425/524

Time elapsed: 1404 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 99 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1409 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 79 (type EXCL)
lola: time limit : 547 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 98 (type EXCL)
lola: time limit : 730 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 5/730

Time elapsed: 1414 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 10/730

Time elapsed: 1419 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 15/730

Time elapsed: 1424 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 20/730

Time elapsed: 1429 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 25/730

Time elapsed: 1434 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 30/730

Time elapsed: 1439 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 35/730

Time elapsed: 1444 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 40/730

Time elapsed: 1449 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 45/730

Time elapsed: 1454 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 50/730

Time elapsed: 1459 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 55/730

Time elapsed: 1464 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 60/730

Time elapsed: 1469 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 65/730

Time elapsed: 1474 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 70/730

Time elapsed: 1479 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 75/730

Time elapsed: 1484 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 80/730

Time elapsed: 1489 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 85/730

Time elapsed: 1494 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 90/730

Time elapsed: 1499 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
98 LTL EXCL 95/730

Time elapsed: 1504 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 98 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1509 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL)
lola: time limit : 1045 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 5/1045

Time elapsed: 1514 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 10/1045

Time elapsed: 1519 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 15/1045

Time elapsed: 1524 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 20/1045

Time elapsed: 1529 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 25/1045

Time elapsed: 1534 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 30/1045

Time elapsed: 1539 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 35/1045

Time elapsed: 1544 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 40/1045

Time elapsed: 1549 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 45/1045

Time elapsed: 1554 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 50/1045

Time elapsed: 1559 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 55/1045

Time elapsed: 1564 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 60/1045

Time elapsed: 1569 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 65/1045

Time elapsed: 1574 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
75 CTL EXCL 70/1045

Time elapsed: 1579 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1584 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL)
lola: time limit : 2016 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 5/2016

Time elapsed: 1589 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 10/2016

Time elapsed: 1594 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 15/2016

Time elapsed: 1599 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 20/2016

Time elapsed: 1604 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 25/2016

Time elapsed: 1609 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 30/2016

Time elapsed: 1614 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 35/2016

Time elapsed: 1619 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 40/2016

Time elapsed: 1624 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 45/2016

Time elapsed: 1629 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 50/2016

Time elapsed: 1634 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 55/2016

Time elapsed: 1639 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 60/2016

Time elapsed: 1644 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 65/2016

Time elapsed: 1649 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 70/2016

Time elapsed: 1654 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 75/2016

Time elapsed: 1659 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 80/2016

Time elapsed: 1664 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 85/2016

Time elapsed: 1669 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 90/2016

Time elapsed: 1674 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 95/2016

Time elapsed: 1679 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 100/2016

Time elapsed: 1684 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 105/2016

Time elapsed: 1689 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 110/2016

Time elapsed: 1694 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 115/2016

Time elapsed: 1699 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
47 CTL EXCL 120/2016

Time elapsed: 1704 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-13:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-01: SP ACTL
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1709 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-40-CTLFireability-00:
HirschbergSinclair-PT-40-CTLFireability-01:
HirschbergSinclair-PT-40-CTLFireability-02:
HirschbergSinclair-PT-40-CTLFireability-03:
HirschbergSinclair-PT-40-CTLFireability-04:
HirschbergSinclair-PT-40-CTLFireability-05:
HirschbergSinclair-PT-40-CTLFireability-06:
HirschbergSinclair-PT-40-CTLFireability-07:
HirschbergSinclair-PT-40-CTLFireability-08:
HirschbergSinclair-PT-40-CTLFireability-09:
HirschbergSinclair-PT-40-CTLFireability-10:
HirschbergSinclair-PT-40-CTLFireability-11:
HirschbergSinclair-PT-40-CTLFireability-12:
HirschbergSinclair-PT-40-CTLFireability-13:
HirschbergSinclair-PT-40-CTLFireability-14:
HirschbergSinclair-PT-40-CTLFireability-15:

Time elapsed: 1709 secs. Pages
-162124152500450.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off ssh) .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ================================================ examination is CTLFireability 0450 ========================== 08:57 CTLCardinality.txt 08:57 CTLCardinality.xml 08:57 CTLFireability.txt 08:57 CTLFireability.xml 07:58 LTLCardinality.txt 07:58 LTLCardinality.xml 07:58 LTLFireability.txt 07:58 LTLFireability.xml 08:13 NewModel 18:42 ReachabilityCardinality.txt 18:42 ReachabilityCardinality.xml 15:49 ReachabilityFireability.txt 15:49 ReachabilityFireability.xml 04:40 UpperBounds.txt 04:40 UpperBounds.xml 08:13 equiv_col 08:13 instance 08:13 iscolored 08:13 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:460 rite.k:325 rite.k:331 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:331 rite.k:299 rite.k:325 rite.k:331 rite.k:314 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:250 rite.k:314 rite.k:325 rite.k:337 rite.k:325 rite.k:331 rite.k:296 rite.k:296 rite.k:317 rite.k:314 rite.k:322 rite.k:334 rite.k:296 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:325 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:325 rite.k:331 rite.k:296 rite.k:553 rite.k:317 rite.k:296 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:314 rite.k:299 rite.k:317 rite.k:299 rite.k:322 rite.k:334 rite.k:299 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:322 rite.k:328 rite.k:299 rite.k:322 rite.k:340 rite.k:299 rite.k:299 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:550 rite.k:550 rite.k:547 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:331 rite.k:322 rite.k:334 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:322 rite.k:331 rite.k:317 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:299 rite.k:317 rite.k:325 rite.k:328 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:334 rite.k:322 rite.k:331 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:250 rite.k:322 rite.k:334 rite.k:296 rite.k:451 rite.k:472 rite.k:317 rite.k:322 rite.k:328 rite.k:296 rite.k:296 rite.k:322 rite.k:337 rite.k:322 rite.k:331 rite.k:296 rite.k:314 rite.k:325 rite.k:334 rite.k:296 rite.k:296 rite.k:317 rite.k:322 rite.k:337 rite.k:314 rite.k:325 rite.k:331 rite.k:299 rite.k:299 rite.k:296 rite.k:325 rite.k:340 rite.k:325 rite.k:328 rite.k:299 rite.k:317 rite.k:322 rite.k:334 rite.k:299 rite.k:299 rite.k:314 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:553 places removed rite.k:809 rite.k:808 rite.k:806 rite.k:711 rite.k:711 rite.k:711 rite.k:721 rite.k:787 rite.k:721 rite.k:787 rite.k:721 rite.k:787 for 58 HirschbergSinclair-PT-40-CTLFireability-14 for 58 HirschbergSinclair-PT-40-CTLFireability-14 for 58 HirschbergSinclair-PT-40-CTLFireability-14 for 58 HirschbergSinclair-PT-40-CTLFireability-14 rite.k:721 rite.k:788 rite.k:721 rite.k:788 rite.k:721 rite.k:788 rite.k:721 rite.k:787 rite.k:679 rite.k:679 rite.k:809 rite.k:808 for HirschbergSinclair-PT-40-CTLFireability-14 0.000000 1 for HirschbergSinclair-PT-40-CTLFireability-14 (obsolete) for HirschbergSinclair-PT-40-CTLFireability-14 (obsolete) for HirschbergSinclair-PT-40-CTLFireability-14 (obsolete) for 23 HirschbergSinclair-PT-40-CTLFireability-05 for 55 HirschbergSinclair-PT-40-CTLFireability-13 for 55 HirschbergSinclair-PT-40-CTLFireability-13 for 55 HirschbergSinclair-PT-40-CTLFireability-13 for HirschbergSinclair-PT-40-CTLFireability-14 0.000000 1 for HirschbergSinclair-PT-40-CTLFireability-14 for HirschbergSinclair-PT-40-CTLFireability-14 1 1.000000 0 for HirschbergSinclair-PT-40-CTLFireability-13 1.000000 1 for 23 HirschbergSinclair-PT-40-CTLFireability-05 for HirschbergSinclair-PT-40-CTLFireability-13 1 1.000000 0 for HirschbergSinclair-PT-40-CTLFireability-13 (obsolete) for 23 HirschbergSinclair-PT-40-CTLFireability-05 for 23 HirschbergSinclair-PT-40-CTLFireability-05 for HirschbergSinclair-PT-40-CTLFireability-05 0.000000 1 for HirschbergSinclair-PT-40-CTLFireability-05 7 6 1.000000 1 for HirschbergSinclair-PT-40-CTLFireability-05 (obsolete) for HirschbergSinclair-PT-40-CTLFireability-05 (obsolete) for 58 HirschbergSinclair-PT-40-CTLFireability-14 for HirschbergSinclair-PT-40-CTLFireability-05 5 1 0.000000 0 rite.k:711 ecution/CTLFireability-85.sara. rite.k:721 rite.k:788 rite.k:811 rite.k:811 rite.k:806 rite.k:808 for HirschbergSinclair-PT-40-CTLFireability-13 ecution/CTLFireability-95.sara. rite.k:809 rite.k:814 rite.k:809 rite.k:807 rite.k:812 rite.k:814 rite.k:808 rite.k:807 rite.k:813 rite.k:809 rite.k:814 rite.k:807 rite.k:807 rite.k:811 rite.k:807 rite.k:807 rite.k:811 is non-deterministic rite.k:813 rite.k:810 rite.k:811 rite.k:807 rite.k:814 rite.k:808 rite.k:734 rite.k:788 rite.k:813 rite.k:807 rite.k:812 rite.k:808 rite.k:807 rite.k:813 rite.k:811 rite.k:807 rite.k:809 rite.k:714 rite.k:813 rite.k:815 rite.k:807 rite.k:807 rite.k:811 rite.k:812 rite.k:813 rite.k:811 rite.k:807 rite.k:806 rite.k:807 rite.k:813 rite.k:815 rite.k:807 rite.k:812 rite.k:807 rite.k:807 rite.k:811 rite.k:812 rite.k:811 rite.k:812 rite.k:808 rite.k:811 rite.k:813 rite.k:811 rite.k:808 rite.k:807 rite.k:806 rite.k:812 rite.k:806 rite.k:812 rite.k:811 rite.k:808 rite.k:806 rite.k:812 rite.k:753 rite.k:788 rite.k:755 rite.k:690 rite.k:788 rite.k:788 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-14 281226 m, 56245 m/sec, 803741 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-14 592812 m, 62317 m/sec, 1918884 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-14 926237 m, 66685 m/sec, 3033414 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-14 1161598 m, 47072 m/sec, 4127867 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-14 1472548 m, 62190 m/sec, 5218172 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-14 1761465 m, 57783 m/sec, 6322130 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 6 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-14 2027636 m, 53234 m/sec, 7432421 t fired, . for HirschbergSinclair-PT-40-CTLFireability-05 VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-14 2315388 m, 57550 m/sec, 8538619 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-14 2574915 m, 51905 m/sec, 9639325 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-14 2780674 m, 41151 m/sec, 10711685 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-14 3047938 m, 53452 m/sec, 11782746 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-14 3298391 m, 50090 m/sec, 12847902 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-14 3560265 m, 52374 m/sec, 13913634 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-14 3835653 m, 55077 m/sec, 14983224 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-14 4107520 m, 54373 m/sec, 16052486 t fired, . VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 1 0 10 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-14 4304217 m, 39339 m/sec, 17102642 t fired, . for HirschbergSinclair-PT-40-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 3 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS for 12 HirschbergSinclair-PT-40-CTLFireability-04 EXCL) for HirschbergSinclair-PT-40-CTLFireability-04 0.000000 1 for 12 HirschbergSinclair-PT-40-CTLFireability-04 EXCL) for HirschbergSinclair-PT-40-CTLFireability-04 5 4 0.000000 1 for 81 HirschbergSinclair-PT-40-CTLFireability-15 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-15 154643 m, 30928 m/sec, 765969 t fired, . VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-15 235390 m, 16149 m/sec, 1544463 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-15 315491 m, 16020 m/sec, 2323815 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-15 381793 m, 13260 m/sec, 3112744 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-15 451422 m, 13925 m/sec, 3881852 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-15 517684 m, 13252 m/sec, 4653621 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-15 583857 m, 13234 m/sec, 5428210 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-15 650271 m, 13282 m/sec, 6203741 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-15 716785 m, 13302 m/sec, 6981000 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-15 785781 m, 13799 m/sec, 7761616 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-15 856417 m, 14127 m/sec, 8536948 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-15 924134 m, 13543 m/sec, 9304224 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-15 995711 m, 14315 m/sec, 10080730 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-15 1065400 m, 13937 m/sec, 10848269 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-15 1132916 m, 13503 m/sec, 11609529 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-15 1203307 m, 14078 m/sec, 12372926 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-15 1272159 m, 13770 m/sec, 13136016 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-15 1340049 m, 13578 m/sec, 13893197 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-15 1410311 m, 14052 m/sec, 14661141 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-15 1478720 m, 13681 m/sec, 15428858 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-15 1545657 m, 13387 m/sec, 16205564 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-15 1604962 m, 11861 m/sec, 16983795 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-15 1661511 m, 11309 m/sec, 17760490 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-15 1717535 m, 11204 m/sec, 18532352 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-15 1775747 m, 11642 m/sec, 19306379 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-15 1833727 m, 11596 m/sec, 20078239 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-15 1891089 m, 11472 m/sec, 20842895 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-15 1948047 m, 11391 m/sec, 21605455 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-15 2014683 m, 13327 m/sec, 22379372 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-15 2083759 m, 13815 m/sec, 23150236 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-15 2152773 m, 13802 m/sec, 23923838 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-15 2221561 m, 13757 m/sec, 24695500 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-15 2290542 m, 13796 m/sec, 25470023 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-15 2359584 m, 13808 m/sec, 26244145 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-15 2417046 m, 11492 m/sec, 27027924 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-15 2479740 m, 12538 m/sec, 27789919 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-15 2536757 m, 11403 m/sec, 28554215 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-15 2594325 m, 11513 m/sec, 29318243 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-15 2651750 m, 11485 m/sec, 30085130 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-15 2709469 m, 11543 m/sec, 30854011 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-15 2766962 m, 11498 m/sec, 31621347 t fired, . in use: 32 for HirschbergSinclair-PT-40-CTLFireability-15 (local timeout) VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 4 0 0 10 0 1 0 CTL 0 0 0 0 1 1 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 58 HirschbergSinclair-PT-40-CTLFireability-14 for 81 HirschbergSinclair-PT-40-CTLFireability-15 for HirschbergSinclair-PT-40-CTLFireability-14 169 168 0.000000 1 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-40-CTLFireability-15 154059 m, -522580 m/sec, 759642 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-40-CTLFireability-15 234671 m, 16122 m/sec, 1537714 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-40-CTLFireability-15 314745 m, 16014 m/sec, 2317062 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-40-CTLFireability-15 381201 m, 13291 m/sec, 3105381 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-40-CTLFireability-15 450893 m, 13938 m/sec, 3875499 t fired, . in use: 32 for HirschbergSinclair-PT-40-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 52 HirschbergSinclair-PT-40-CTLFireability-12 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-12 359290 m, 71858 m/sec, 766542 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-12 683434 m, 64828 m/sec, 1532807 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-12 1011022 m, 65517 m/sec, 2289787 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-12 1306740 m, 59143 m/sec, 3049352 t fired, . in use: 34 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-12 1600484 m, 58748 m/sec, 3805489 t fired, . in use: 36 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-12 1923753 m, 64653 m/sec, 4571104 t fired, . in use: 39 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-12 2218045 m, 58858 m/sec, 5336681 t fired, . in use: 42 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-12 2517411 m, 59873 m/sec, 6098627 t fired, . in use: 44 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-12 2803493 m, 57216 m/sec, 6860859 t fired, . in use: 47 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-12 3094983 m, 58298 m/sec, 7627747 t fired, . in use: 49 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-12 3385500 m, 58103 m/sec, 8384229 t fired, . in use: 52 VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-12 3666452 m, 56190 m/sec, 9150912 t fired, . in use: 54 for HirschbergSinclair-PT-40-CTLFireability-12 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 49 HirschbergSinclair-PT-40-CTLFireability-11 for HirschbergSinclair-PT-40-CTLFireability-11 157 156 0.000000 1 for 43 HirschbergSinclair-PT-40-CTLFireability-09 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-09 179146 m, 35829 m/sec, 620383 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-09 313319 m, 26834 m/sec, 1239543 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-09 460076 m, 29351 m/sec, 1851792 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-09 611844 m, 30353 m/sec, 2475829 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-09 739038 m, 25438 m/sec, 3100974 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-09 843799 m, 20952 m/sec, 3722901 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-09 942156 m, 19671 m/sec, 4338053 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-09 1047972 m, 21163 m/sec, 4956212 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-09 1164848 m, 23375 m/sec, 5563630 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-09 1269667 m, 20963 m/sec, 6163016 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-09 1413184 m, 28703 m/sec, 6783021 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-09 1535915 m, 24546 m/sec, 7393737 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-09 1657091 m, 24235 m/sec, 7998234 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-09 1761556 m, 20893 m/sec, 8603860 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-09 1844559 m, 16600 m/sec, 9196078 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-09 1959578 m, 23003 m/sec, 9808704 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-09 2086834 m, 25451 m/sec, 10406506 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-09 2186923 m, 20017 m/sec, 11000875 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-09 2325234 m, 27662 m/sec, 11639843 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-09 2451726 m, 25298 m/sec, 12248838 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-09 2576597 m, 24974 m/sec, 12861829 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-09 2682841 m, 21248 m/sec, 13478314 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-09 2769507 m, 17333 m/sec, 14076551 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-09 2896691 m, 25436 m/sec, 14687527 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-09 3006933 m, 22048 m/sec, 15295919 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-09 3111720 m, 20957 m/sec, 15891561 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 37 HirschbergSinclair-PT-40-CTLFireability-07 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-07 156101 m, 31220 m/sec, 636611 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-07 288587 m, 26497 m/sec, 1280796 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-07 407529 m, 23788 m/sec, 1913948 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-07 536541 m, 25802 m/sec, 2543219 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-07 653466 m, 23385 m/sec, 3171878 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-07 770982 m, 23503 m/sec, 3794668 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-07 886257 m, 23055 m/sec, 4469480 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-07 1009106 m, 24569 m/sec, 5115450 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-07 1129954 m, 24169 m/sec, 5733553 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-07 1243219 m, 22653 m/sec, 6357242 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-07 1356447 m, 22645 m/sec, 6978919 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-07 1456247 m, 19960 m/sec, 7600572 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-07 1553084 m, 19367 m/sec, 8220063 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-07 1652094 m, 19802 m/sec, 8841705 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-07 1750391 m, 19659 m/sec, 9454411 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-07 1864522 m, 22826 m/sec, 10075059 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-07 1966271 m, 20349 m/sec, 10693539 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-07 2059166 m, 18579 m/sec, 11308559 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-07 2161163 m, 20399 m/sec, 11928630 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-07 2253245 m, 18416 m/sec, 12537381 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-07 2358873 m, 21125 m/sec, 13218239 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-07 2464715 m, 21168 m/sec, 13883622 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-07 2584073 m, 23871 m/sec, 14505155 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-07 2700131 m, 23211 m/sec, 15126054 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-07 2816575 m, 23288 m/sec, 15759315 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-07 2913343 m, 19353 m/sec, 16392140 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-07 3014343 m, 20200 m/sec, 17008523 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-07 3108470 m, 18825 m/sec, 17638734 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 34 HirschbergSinclair-PT-40-CTLFireability-06 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-06 313911 m, 62782 m/sec, 734735 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-06 597491 m, 56716 m/sec, 1478111 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-06 861321 m, 52766 m/sec, 2203127 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-06 1103210 m, 48377 m/sec, 2920846 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-06 1363098 m, 51977 m/sec, 3645624 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-06 1628007 m, 52981 m/sec, 4369238 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-06 1868241 m, 48046 m/sec, 5084840 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-06 2126505 m, 51652 m/sec, 5821543 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-06 2387302 m, 52159 m/sec, 6543247 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-06 2635389 m, 49617 m/sec, 7276955 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-06 2892693 m, 51460 m/sec, 7988954 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-06 3146158 m, 50693 m/sec, 8701532 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-06 3372624 m, 45293 m/sec, 9436698 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 23 HirschbergSinclair-PT-40-CTLFireability-05 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-05 285622 m, 57124 m/sec, 704647 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-05 551358 m, 53147 m/sec, 1406826 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-05 816468 m, 53022 m/sec, 2105491 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-05 1080863 m, 52879 m/sec, 2799495 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-05 1322467 m, 48320 m/sec, 3501363 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-05 1561559 m, 47818 m/sec, 4199600 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-05 1812785 m, 50245 m/sec, 4894605 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-05 2063392 m, 50121 m/sec, 5588008 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-05 2315681 m, 50457 m/sec, 6292121 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-05 2555491 m, 47962 m/sec, 6992571 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-05 2793811 m, 47664 m/sec, 7688650 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-05 3030533 m, 47344 m/sec, 8383751 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-05 3256523 m, 45198 m/sec, 9081748 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-05 3473485 m, 43392 m/sec, 9778364 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-05 3685861 m, 42475 m/sec, 10470471 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-05 3912862 m, 45400 m/sec, 11158264 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-05 4147156 m, 46858 m/sec, 11846628 t fired, . in use: 55 VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 7 0 0 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-05 4388765 m, 48321 m/sec, 12530861 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 9 HirschbergSinclair-PT-40-CTLFireability-03 for HirschbergSinclair-PT-40-CTLFireability-03 2348 6241 0.000000 1 for 6 HirschbergSinclair-PT-40-CTLFireability-02 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-02 178997 m, 35799 m/sec, 628728 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-02 327778 m, 29756 m/sec, 1259929 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-02 456765 m, 25797 m/sec, 1882559 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-02 605966 m, 29840 m/sec, 2506227 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-02 733530 m, 25512 m/sec, 3126860 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-02 870444 m, 27382 m/sec, 3766810 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-02 1012582 m, 28427 m/sec, 4383695 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-02 1128235 m, 23130 m/sec, 5015028 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-02 1251469 m, 24646 m/sec, 5650593 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-02 1355532 m, 20812 m/sec, 6277110 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-02 1470767 m, 23047 m/sec, 6886028 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-02 1577171 m, 21280 m/sec, 7508732 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-02 1686497 m, 21865 m/sec, 8116723 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-02 1807872 m, 24275 m/sec, 8752463 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-02 1925374 m, 23500 m/sec, 9371143 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-02 2026693 m, 20263 m/sec, 9977553 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-02 2143702 m, 23401 m/sec, 10595789 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-02 2239369 m, 19133 m/sec, 11200232 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-02 2344462 m, 21018 m/sec, 11868152 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-02 2490920 m, 29291 m/sec, 12490796 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-02 2617008 m, 25217 m/sec, 13097489 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-02 2742202 m, 25038 m/sec, 13717118 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-02 2841913 m, 19942 m/sec, 14342797 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-02 2957835 m, 23184 m/sec, 14942793 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-02 3051908 m, 18814 m/sec, 15559606 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-02 3166789 m, 22976 m/sec, 16153752 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 0 HirschbergSinclair-PT-40-CTLFireability-00 for HirschbergSinclair-PT-40-CTLFireability-00 1985 2101 0.000000 1 for 40 HirschbergSinclair-PT-40-CTLFireability-08 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-40-CTLFireability-08 106005 m, 21201 m/sec, 683025 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-40-CTLFireability-08 199245 m, 18648 m/sec, 1379943 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-40-CTLFireability-08 292627 m, 18676 m/sec, 2068695 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-40-CTLFireability-08 385355 m, 18545 m/sec, 2754073 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-08 468564 m, 16641 m/sec, 3442394 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-08 551325 m, 16552 m/sec, 4132934 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-08 638542 m, 17443 m/sec, 4821004 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-08 724035 m, 17098 m/sec, 5521244 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-08 808892 m, 16971 m/sec, 6212743 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-08 889623 m, 16146 m/sec, 6908738 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-40-CTLFireability-08 972710 m, 16617 m/sec, 7599099 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-08 1047678 m, 14993 m/sec, 8289937 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-08 1122307 m, 14925 m/sec, 8984639 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-08 1194769 m, 14492 m/sec, 9673044 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-08 1285898 m, 18225 m/sec, 10355390 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-08 1369165 m, 16653 m/sec, 11044709 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-08 1450914 m, 16349 m/sec, 11733642 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-08 1532805 m, 16378 m/sec, 12413761 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-08 1608362 m, 15111 m/sec, 13099551 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-08 1681484 m, 14624 m/sec, 13784450 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-08 1754641 m, 14631 m/sec, 14467545 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-08 1833141 m, 15700 m/sec, 15149292 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-08 1909067 m, 15185 m/sec, 15841217 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-08 1982217 m, 14630 m/sec, 16530296 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-08 2056482 m, 14853 m/sec, 17216699 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-08 2129936 m, 14690 m/sec, 17900131 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-08 2198419 m, 13696 m/sec, 18586926 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-08 2265096 m, 13335 m/sec, 19271673 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-08 2331652 m, 13311 m/sec, 19955670 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-08 2403606 m, 14390 m/sec, 20635814 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-08 2491260 m, 17530 m/sec, 21319568 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-08 2572700 m, 16288 m/sec, 22003961 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-08 2653995 m, 16259 m/sec, 22681711 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-08 2735049 m, 16210 m/sec, 23361101 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-08 2808387 m, 14667 m/sec, 24043969 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-08 2882531 m, 14828 m/sec, 24721838 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-08 2954715 m, 14436 m/sec, 25399873 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-08 3034009 m, 15858 m/sec, 26083970 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-08 3108047 m, 14807 m/sec, 26771748 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-08 3182709 m, 14932 m/sec, 27453058 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-08 3254361 m, 14330 m/sec, 28131269 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-08 3327479 m, 14623 m/sec, 28812243 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-08 3394731 m, 13450 m/sec, 29493878 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-08 3460824 m, 13218 m/sec, 30172964 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-08 3526766 m, 13188 m/sec, 30850310 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-08 3600451 m, 14737 m/sec, 31525570 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-08 3688324 m, 17574 m/sec, 32219504 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-08 3770547 m, 16444 m/sec, 32910388 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-08 3852675 m, 16425 m/sec, 33595819 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-08 3934010 m, 16267 m/sec, 34283904 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-08 4009212 m, 15040 m/sec, 34969425 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-08 4083274 m, 14812 m/sec, 35652525 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-08 4154816 m, 14308 m/sec, 36337805 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-08 4235895 m, 16215 m/sec, 37027939 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-08 4311152 m, 15051 m/sec, 37718442 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-08 4386186 m, 15006 m/sec, 38410304 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-08 4457538 m, 14270 m/sec, 39101522 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-08 4531466 m, 14785 m/sec, 39791150 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-08 4598757 m, 13458 m/sec, 40481415 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-08 4665703 m, 13389 m/sec, 41168216 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-08 4732143 m, 13288 m/sec, 41856547 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-08 4807926 m, 15156 m/sec, 42540723 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-08 4883677 m, 15150 m/sec, 43231120 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-08 4956705 m, 14605 m/sec, 43919244 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-08 5030757 m, 14810 m/sec, 44603395 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-08 5104039 m, 14656 m/sec, 45285017 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-08 5172128 m, 13617 m/sec, 45968410 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-08 5238451 m, 13264 m/sec, 46649464 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-08 5304888 m, 13287 m/sec, 47331827 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-08 5371543 m, 13331 m/sec, 48014085 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-08 5443252 m, 14341 m/sec, 48699905 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-08 5510025 m, 13354 m/sec, 49386218 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-40-CTLFireability-08 5576982 m, 13391 m/sec, 50074301 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-08 5641469 m, 12897 m/sec, 50759665 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-08 5707949 m, 13296 m/sec, 51443187 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-08 5769613 m, 12332 m/sec, 52125825 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-08 5830140 m, 12105 m/sec, 52806119 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-08 5890865 m, 12145 m/sec, 53489192 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-08 5948228 m, 11472 m/sec, 54171765 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-08 6030033 m, 16361 m/sec, 54849930 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-08 6103774 m, 14748 m/sec, 55529869 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-40-CTLFireability-08 6177173 m, 14679 m/sec, 56212439 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-08 6246588 m, 13883 m/sec, 56890546 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-08 6319990 m, 14680 m/sec, 57568207 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-08 6386053 m, 13212 m/sec, 58247062 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 2 0 0 11 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 58 HirschbergSinclair-PT-40-CTLFireability-14 for HirschbergSinclair-PT-40-CTLFireability-14 579 578 0.000000 1 for 3 HirschbergSinclair-PT-40-CTLFireability-01 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-01 230969 m, 46193 m/sec, 531688 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-01 444977 m, 42801 m/sec, 1089500 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-01 660736 m, 43151 m/sec, 1648992 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-01 857228 m, 39298 m/sec, 2189271 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-01 1064402 m, 41434 m/sec, 2716809 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-01 1245248 m, 36169 m/sec, 3231002 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-01 1450291 m, 41008 m/sec, 3745395 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-01 1624412 m, 34824 m/sec, 4272160 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-01 1817523 m, 38622 m/sec, 4814945 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-40-CTLFireability-01 1991795 m, 34854 m/sec, 5347390 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-01 2158132 m, 33267 m/sec, 5868476 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-01 2340410 m, 36455 m/sec, 6372291 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-40-CTLFireability-01 2494490 m, 30816 m/sec, 6874999 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-01 2698242 m, 40750 m/sec, 7388199 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-01 2872303 m, 34812 m/sec, 7915039 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-01 3063897 m, 38318 m/sec, 8455746 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-01 3238578 m, 34936 m/sec, 8987245 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-01 3404352 m, 33154 m/sec, 9507030 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-01 3585471 m, 36223 m/sec, 10010399 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 58 HirschbergSinclair-PT-40-CTLFireability-14 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-14 403274 m, 80654 m/sec, 1106905 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-14 764135 m, 72172 m/sec, 2204853 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-40-CTLFireability-14 1119431 m, 71059 m/sec, 3294058 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-40-CTLFireability-14 1457713 m, 67656 m/sec, 4398632 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-14 1776274 m, 63712 m/sec, 5495096 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-14 2077732 m, 60291 m/sec, 6590825 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-14 2411566 m, 66766 m/sec, 7696798 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-14 2739407 m, 65568 m/sec, 8793437 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-14 3035494 m, 59217 m/sec, 9885985 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-14 3344556 m, 61812 m/sec, 10969567 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-14 3635246 m, 58138 m/sec, 12069858 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-14 3916307 m, 56212 m/sec, 13156067 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-14 4176758 m, 52090 m/sec, 14252746 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 12 0 1 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-14 4466315 m, 57911 m/sec, 15340732 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 46 HirschbergSinclair-PT-40-CTLFireability-10 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-40-CTLFireability-10 264192 m, 52838 m/sec, 1004454 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-40-CTLFireability-10 482524 m, 43666 m/sec, 2014557 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-40-CTLFireability-10 682270 m, 39949 m/sec, 3015285 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-40-CTLFireability-10 871203 m, 37786 m/sec, 4009572 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-40-CTLFireability-10 1077441 m, 41247 m/sec, 5003203 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-40-CTLFireability-10 1286146 m, 41741 m/sec, 5997294 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-40-CTLFireability-10 1492812 m, 41333 m/sec, 6996946 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-40-CTLFireability-10 1671987 m, 35835 m/sec, 8000086 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-40-CTLFireability-10 1847037 m, 35010 m/sec, 8998057 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-40-CTLFireability-10 2016600 m, 33912 m/sec, 9989980 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-40-CTLFireability-10 2172869 m, 31253 m/sec, 10979101 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-40-CTLFireability-10 2354995 m, 36425 m/sec, 11970554 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-40-CTLFireability-10 2548121 m, 38625 m/sec, 12958342 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-40-CTLFireability-10 2745760 m, 39527 m/sec, 13950987 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-40-CTLFireability-10 2943533 m, 39554 m/sec, 14931536 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-40-CTLFireability-10 3116474 m, 34588 m/sec, 15912483 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-40-CTLFireability-10 3282410 m, 33187 m/sec, 16899609 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-40-CTLFireability-10 3461211 m, 35760 m/sec, 17878165 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-40-CTLFireability-10 3620337 m, 31825 m/sec, 18850857 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-40-CTLFireability-10 3778441 m, 31620 m/sec, 19823795 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-10 3942781 m, 32868 m/sec, 20784163 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-40-CTLFireability-10 4089909 m, 29425 m/sec, 21751047 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-40-CTLFireability-10 4227379 m, 27494 m/sec, 22710862 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-40-CTLFireability-10 4411214 m, 36767 m/sec, 23687321 t fired, . in use: 55 for HirschbergSinclair-PT-40-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CONJ false state space /EXEF CTL true CTL model checker EF true findpath IDL ACT RUN SUS FIN C/T C/M OBS 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 7 0 1 1 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 12 0 2 1 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 tasks 16 VALUE PRODUCED BY CTL false CTL model checker SP ACTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CONJ false state space /EXEF DISJ unknown DISJ CTL unknown AGGR CTL unknown AGGR AGAF unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR EF true findpath CONJ unknown CONJ CTL unknown AGGR in use: 55

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-40"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-40, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152500450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-40.tgz
mv HirschbergSinclair-PT-40 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;