fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r289-tall-162124151900054
Last Updated
Jun 28, 2021

About the Execution of LoLA for CANConstruction-PT-060

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
8255.544 82671.00 164782.00 176.40 FTFFTTFFFFTFTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r289-tall-162124151900054.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is CANConstruction-PT-060, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124151900054
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 17M
-rw-r--r-- 1 mcc users 37K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 200K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 76K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K May 12 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 12 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 12 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 12 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 4.2K May 11 18:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K May 11 18:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 11 15:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K May 11 15:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 12 04:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 12 04:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 4 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 17M May 12 08:13 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME gen-ReachabilityCardinality-00
FORMULA_NAME gen-ReachabilityCardinality-01
FORMULA_NAME gen-ReachabilityCardinality-02
FORMULA_NAME gen-ReachabilityCardinality-03
FORMULA_NAME gen-ReachabilityCardinality-04
FORMULA_NAME gen-ReachabilityCardinality-05
FORMULA_NAME gen-ReachabilityCardinality-06
FORMULA_NAME gen-ReachabilityCardinality-07
FORMULA_NAME gen-ReachabilityCardinality-08
FORMULA_NAME gen-ReachabilityCardinality-09
FORMULA_NAME gen-ReachabilityCardinality-10
FORMULA_NAME gen-ReachabilityCardinality-11
FORMULA_NAME gen-ReachabilityCardinality-12
FORMULA_NAME gen-ReachabilityCardinality-13
FORMULA_NAME gen-ReachabilityCardinality-14
FORMULA_NAME gen-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1621247301611

starting LoLA
BK_INPUT CANConstruction-PT-060
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA gen-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA gen-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621247384282

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 gen-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 gen-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 0 gen-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/SRCH) for 0 gen-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 50 (type SKEL/EQUN) for gen-ReachabilityCardinality-00
lola: result : false
lola: CANCELED task # 49 (type FNDP) for gen-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 52 (type SRCH) for gen-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 53 (type SRCH) for gen-ReachabilityCardinality-00 (obsolete)
lola: FINISHED task # 49 (type SKEL/FNDP) for gen-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 46725
lola: tried executions : 977
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SKEL/FNDP) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/EQUN) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SKEL/SRCH) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-57.sara.
lola: FINISHED task # 59 (type SKEL/SRCH) for gen-ReachabilityCardinality-01
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for gen-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 57 (type EQUN) for gen-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 60 (type SRCH) for gen-ReachabilityCardinality-01 (obsolete)
lola: FINISHED task # 57 (type SKEL/EQUN) for gen-ReachabilityCardinality-01
lola: result : unknown
lola: FINISHED task # 56 (type SKEL/FNDP) for gen-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 63 (type SKEL/FNDP) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/EQUN) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/SRCH) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 63 (type SKEL/FNDP) for gen-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for gen-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 66 (type SRCH) for gen-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 67 (type SRCH) for gen-ReachabilityCardinality-04 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 64 (type SKEL/EQUN) for gen-ReachabilityCardinality-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type SKEL/FNDP) for 6 gen-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 6 gen-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type SKEL/SRCH) for 6 gen-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/SRCH) for 6 gen-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-71.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 71 (type SKEL/EQUN) for gen-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 70 (type FNDP) for gen-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 73 (type SRCH) for gen-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 74 (type SRCH) for gen-ReachabilityCardinality-02 (obsolete)
lola: FINISHED task # 70 (type SKEL/FNDP) for gen-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 38022
lola: tried executions : 111
lola: time used : 1.000000
lola: memory pages used : 0
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type SKEL/FNDP) for 15 gen-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/EQUN) for 15 gen-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/SRCH) for 15 gen-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/SRCH) for 15 gen-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-79.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 79 (type SKEL/EQUN) for gen-ReachabilityCardinality-05
lola: result : false
lola: CANCELED task # 78 (type FNDP) for gen-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 81 (type SRCH) for gen-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 82 (type SRCH) for gen-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 85 (type SKEL/FNDP) for 18 gen-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SKEL/EQUN) for 18 gen-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/SRCH) for 18 gen-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SKEL/SRCH) for 18 gen-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 78 (type SKEL/FNDP) for gen-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 25219
lola: tried executions : 162
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-86.sara.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 86 (type SKEL/EQUN) for gen-ReachabilityCardinality-06
lola: result : false
lola: CANCELED task # 85 (type FNDP) for gen-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 88 (type SRCH) for gen-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 89 (type SRCH) for gen-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 92 (type SKEL/FNDP) for 21 gen-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SKEL/EQUN) for 21 gen-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 95 (type SKEL/SRCH) for 21 gen-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SKEL/SRCH) for 21 gen-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 85 (type SKEL/FNDP) for gen-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 81509
lola: tried executions : 2498
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-93.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 93 (type SKEL/EQUN) for gen-ReachabilityCardinality-07
lola: result : false
lola: CANCELED task # 92 (type FNDP) for gen-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 95 (type SRCH) for gen-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 96 (type SRCH) for gen-ReachabilityCardinality-07 (obsolete)
lola: FINISHED task # 92 (type SKEL/FNDP) for gen-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 56811
lola: tried executions : 1623
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 100 (type SKEL/FNDP) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/EQUN) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 103 (type SKEL/SRCH) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 104 (type SKEL/SRCH) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 100 (type SKEL/FNDP) for gen-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 101 (type EQUN) for gen-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 103 (type SRCH) for gen-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 104 (type SRCH) for gen-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 108 (type SKEL/FNDP) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SKEL/EQUN) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 111 (type SKEL/SRCH) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 112 (type SKEL/SRCH) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-101.sara.
lola: FINISHED task # 111 (type SKEL/SRCH) for gen-ReachabilityCardinality-03
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 108 (type FNDP) for gen-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 109 (type EQUN) for gen-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 112 (type SRCH) for gen-ReachabilityCardinality-03 (obsolete)
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 109 (type SKEL/EQUN) for gen-ReachabilityCardinality-03
lola: result : unknown
lola: FINISHED task # 108 (type SKEL/FNDP) for gen-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type SKEL/EQUN) for gen-ReachabilityCardinality-09
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 115 (type SKEL/FNDP) for 24 gen-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SKEL/EQUN) for 24 gen-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SKEL/SRCH) for 24 gen-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SKEL/SRCH) for 24 gen-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-116.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 116 (type SKEL/EQUN) for gen-ReachabilityCardinality-08
lola: result : false
lola: CANCELED task # 115 (type FNDP) for gen-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 118 (type SRCH) for gen-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 119 (type SRCH) for gen-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 131 (type SKEL/FNDP) for 39 gen-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SKEL/EQUN) for 39 gen-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/SRCH) for 39 gen-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type SKEL/SRCH) for 39 gen-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 115 (type SKEL/FNDP) for gen-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 21926
lola: tried executions : 289
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-132.sara.
lola: Created skeleton in 1.000000 secs.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 132 (type SKEL/EQUN) for gen-ReachabilityCardinality-13
lola: result : false
lola: CANCELED task # 131 (type FNDP) for gen-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 134 (type SRCH) for gen-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 135 (type SRCH) for gen-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 139 (type SKEL/FNDP) for 42 gen-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SKEL/EQUN) for 42 gen-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 142 (type SKEL/SRCH) for 42 gen-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type SKEL/SRCH) for 42 gen-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 131 (type SKEL/FNDP) for gen-ReachabilityCardinality-13
lola: result : unknown
lola: fired transitions : 31482
lola: tried executions : 617
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-140.sara.

lola: FINISHED task # 142 (type SKEL/SRCH) for gen-ReachabilityCardinality-14
lola: result : false
lola: markings : 35178
lola: fired transitions : 38775
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 139 (type FNDP) for gen-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 140 (type EQUN) for gen-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 143 (type SRCH) for gen-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 123 (type SKEL/FNDP) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type SKEL/EQUN) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SKEL/SRCH) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 127 (type SKEL/SRCH) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 139 (type SKEL/FNDP) for gen-ReachabilityCardinality-14
lola: result : unknown
lola: fired transitions : 9783
lola: tried executions : 446
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 140 (type SKEL/EQUN) for gen-ReachabilityCardinality-14
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
gen-ReachabilityCardinality-11: AG 0 1 4 0 0 0 0 0
gen-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
gen-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
123 EF FNDP 0/1781 0/5 gen-ReachabilityCardinality-11 25 t fired, 1 attempts, .
124 EF STEQ 0/3563 0/5 gen-ReachabilityCardinality-11 sara is running.
126 EF SRCH 0/3563 1/5 gen-ReachabilityCardinality-11 --
127 EF SRCH 0/3563 1/5 gen-ReachabilityCardinality-11 --

Time elapsed: 37 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 123 (type SKEL/FNDP) for gen-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 25
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 124 (type EQUN) for gen-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 126 (type SRCH) for gen-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 127 (type SRCH) for gen-ReachabilityCardinality-11 (obsolete)
lola: FINISHED task # 124 (type SKEL/EQUN) for gen-ReachabilityCardinality-11
lola: result : unknown
lola: planning for gen-ReachabilityCardinality-00 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-02 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-05 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-06 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-07 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-08 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-13 stopped (result already fixed).
lola: planning for gen-ReachabilityCardinality-14 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 146 (type SKEL/FNDP) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SKEL/EQUN) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 149 (type SKEL/SRCH) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 150 (type SKEL/SRCH) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 146 (type SKEL/FNDP) for gen-ReachabilityCardinality-12
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 147 (type EQUN) for gen-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 149 (type SRCH) for gen-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 150 (type SRCH) for gen-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 153 (type SKEL/FNDP) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 154 (type SKEL/EQUN) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 156 (type SKEL/SRCH) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 157 (type SKEL/SRCH) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-147.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-154.sara.

lola: FINISHED task # 147 (type SKEL/EQUN) for gen-ReachabilityCardinality-12
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 153 (type SKEL/FNDP) for gen-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 4106
lola: tried executions : 25
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 154 (type EQUN) for gen-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 156 (type SRCH) for gen-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 157 (type SRCH) for gen-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 161 (type SKEL/FNDP) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 162 (type SKEL/EQUN) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 164 (type SKEL/SRCH) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 165 (type SKEL/SRCH) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 161 (type SKEL/FNDP) for gen-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 162 (type EQUN) for gen-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 164 (type SRCH) for gen-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 165 (type SRCH) for gen-ReachabilityCardinality-15 (obsolete)
lola: FINISHED task # 154 (type SKEL/EQUN) for gen-ReachabilityCardinality-10
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-162.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 162 (type SKEL/EQUN) for gen-ReachabilityCardinality-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 42 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 52 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 57 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 67 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-11: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 72 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 172 (type EXCL) for 33 gen-ReachabilityCardinality-11
lola: time limit : 440 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 168 (type FNDP) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 169 (type EQUN) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 171 (type SRCH) for 33 gen-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-169.sara.
lola: FINISHED task # 168 (type FNDP) for gen-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 29
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
lola: CANCELED task # 169 (type EQUN) for gen-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 171 (type SRCH) for gen-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 172 (type EXCL) for gen-ReachabilityCardinality-11 (obsolete)
lola: FINISHED task # 169 (type EQUN) for gen-ReachabilityCardinality-11
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 181 (type EXCL) for 12 gen-ReachabilityCardinality-04
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 176 (type FNDP) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 177 (type EQUN) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 180 (type SRCH) for 12 gen-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-11: AG false findpath
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-01: EF 0 0 0 0 3 0 0 2
gen-ReachabilityCardinality-03: AG 0 5 0 0 3 0 0 2
gen-ReachabilityCardinality-04: EF 0 1 4 0 2 0 0 3
gen-ReachabilityCardinality-09: AG 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3
gen-ReachabilityCardinality-15: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
176 EF FNDP 0/1174 0/5 gen-ReachabilityCardinality-04 --
177 EF STEQ 0/1174 0/5 gen-ReachabilityCardinality-04 sara not yet started (preprocessing).
180 EF SRCH 0/1761 1/5 gen-ReachabilityCardinality-04 --
181 EF EXCL 0/503 1/32 gen-ReachabilityCardinality-04 --

Time elapsed: 77 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-177.sara.
lola: FINISHED task # 180 (type SRCH) for gen-ReachabilityCardinality-04
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 176 (type FNDP) for gen-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 177 (type EQUN) for gen-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 181 (type EXCL) for gen-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 185 (type EXCL) for 9 gen-ReachabilityCardinality-03
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 175 (type FNDP) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 179 (type EQUN) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 184 (type SRCH) for 9 gen-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 177 (type EQUN) for gen-ReachabilityCardinality-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 176 (type FNDP) for gen-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-179.sara.
lola: FINISHED task # 175 (type FNDP) for gen-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
lola: CANCELED task # 179 (type EQUN) for gen-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 184 (type SRCH) for gen-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 185 (type EXCL) for gen-ReachabilityCardinality-03 (obsolete)
lola: FINISHED task # 179 (type EQUN) for gen-ReachabilityCardinality-03
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 192 (type EXCL) for 27 gen-ReachabilityCardinality-09
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 188 (type FNDP) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 189 (type EQUN) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 191 (type SRCH) for 27 gen-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 191 (type SRCH) for gen-ReachabilityCardinality-09
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 188 (type FNDP) for gen-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 189 (type EQUN) for gen-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 192 (type EXCL) for gen-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 189 (type EQUN) for gen-ReachabilityCardinality-09
lola: result : unknown
lola: FINISHED task # 188 (type FNDP) for gen-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 198 (type EXCL) for 3 gen-ReachabilityCardinality-01
lola: time limit : 880 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 194 (type FNDP) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 195 (type EQUN) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 197 (type SRCH) for 3 gen-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 194 (type FNDP) for gen-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 195 (type EQUN) for gen-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 197 (type SRCH) for gen-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 198 (type EXCL) for gen-ReachabilityCardinality-01 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-195.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 205 (type EXCL) for 45 gen-ReachabilityCardinality-15
lola: time limit : 1173 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 201 (type FNDP) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 202 (type EQUN) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 204 (type SRCH) for 45 gen-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 204 (type SRCH) for gen-ReachabilityCardinality-15
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 201 (type FNDP) for gen-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 202 (type EQUN) for gen-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 205 (type EXCL) for gen-ReachabilityCardinality-15 (obsolete)
lola: FINISHED task # 201 (type FNDP) for gen-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-202.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 211 (type EXCL) for 30 gen-ReachabilityCardinality-10
lola: time limit : 1759 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 207 (type FNDP) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 208 (type EQUN) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 210 (type SRCH) for 30 gen-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 210 (type SRCH) for gen-ReachabilityCardinality-10
lola: result : true
lola: markings : 30
lola: fired transitions : 31
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 207 (type FNDP) for gen-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 208 (type EQUN) for gen-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 211 (type EXCL) for gen-ReachabilityCardinality-10 (obsolete)
lola: FINISHED task # 207 (type FNDP) for gen-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 28
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-01: EF true findpath
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-03: AG false findpath
gen-ReachabilityCardinality-04: EF true tandem / insertion
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-09: AG false tandem / insertion
gen-ReachabilityCardinality-10: EF true tandem / insertion
gen-ReachabilityCardinality-11: AG false findpath
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion
gen-ReachabilityCardinality-15: AG false tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-ReachabilityCardinality-12: EF 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 82 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-208.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 217 (type EXCL) for 36 gen-ReachabilityCardinality-12
lola: time limit : 3518 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 213 (type FNDP) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 214 (type EQUN) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 216 (type SRCH) for 36 gen-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 213 (type FNDP) for gen-ReachabilityCardinality-12
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 214 (type EQUN) for gen-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 216 (type SRCH) for gen-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 217 (type EXCL) for gen-ReachabilityCardinality-12 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
gen-ReachabilityCardinality-00: EF false skeleton: state equation
gen-ReachabilityCardinality-01: EF true findpath
gen-ReachabilityCardinality-02: EF false skeleton: state equation
gen-ReachabilityCardinality-03: AG false findpath
gen-ReachabilityCardinality-04: EF true tandem / insertion
gen-ReachabilityCardinality-05: AG true skeleton: state equation
gen-ReachabilityCardinality-06: EF false skeleton: state equation
gen-ReachabilityCardinality-07: EF false skeleton: state equation
gen-ReachabilityCardinality-08: EF false skeleton: state equation
gen-ReachabilityCardinality-09: AG false tandem / insertion
gen-ReachabilityCardinality-10: EF true tandem / insertion
gen-ReachabilityCardinality-11: AG false findpath
gen-ReachabilityCardinality-12: EF true findpath
gen-ReachabilityCardinality-13: AG true skeleton: state equation
gen-ReachabilityCardinality-14: AG true skeleton: tandem / insertion
gen-ReachabilityCardinality-15: AG false tandem / insertion


Time elapsed: 82 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANConstruction-PT-060"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is CANConstruction-PT-060, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124151900054"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANConstruction-PT-060.tgz
mv CANConstruction-PT-060 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;