fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r270-smll-162123877100050
Last Updated
Jun 28, 2021

About the Execution of LoLA for TokenRing-COL-050

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16239.023 977274.00 994948.00 2884.00 TF????F?FTF??FTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r270-smll-162123877100050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is TokenRing-COL-050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r270-smll-162123877100050
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 328K
-rw-r--r-- 1 mcc users 7.5K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Mar 28 16:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 16:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 27 14:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 27 14:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 26 05:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 26 05:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 08:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:52 equiv_pt
-rw-r--r-- 1 mcc users 4 May 5 16:52 instance
-rw-r--r-- 1 mcc users 5 May 5 16:52 iscolored
-rw-r--r-- 1 mcc users 33K May 5 16:52 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TokenRing-COL-050-CTLFireability-00
FORMULA_NAME TokenRing-COL-050-CTLFireability-01
FORMULA_NAME TokenRing-COL-050-CTLFireability-02
FORMULA_NAME TokenRing-COL-050-CTLFireability-03
FORMULA_NAME TokenRing-COL-050-CTLFireability-04
FORMULA_NAME TokenRing-COL-050-CTLFireability-05
FORMULA_NAME TokenRing-COL-050-CTLFireability-06
FORMULA_NAME TokenRing-COL-050-CTLFireability-07
FORMULA_NAME TokenRing-COL-050-CTLFireability-08
FORMULA_NAME TokenRing-COL-050-CTLFireability-09
FORMULA_NAME TokenRing-COL-050-CTLFireability-10
FORMULA_NAME TokenRing-COL-050-CTLFireability-11
FORMULA_NAME TokenRing-COL-050-CTLFireability-12
FORMULA_NAME TokenRing-COL-050-CTLFireability-13
FORMULA_NAME TokenRing-COL-050-CTLFireability-14
FORMULA_NAME TokenRing-COL-050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621338758421

starting LoLA
BK_INPUT TokenRing-COL-050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA TokenRing-COL-050-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TokenRing-COL-050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621339735695

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: LAUNCH INITIAL
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 TokenRing-COL-050-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 TokenRing-COL-050-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 30 (type SKEL/CNST) for 28 TokenRing-COL-050-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 33 (type SKEL/CNST) for 31 TokenRing-COL-050-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 36 (type SKEL/CNST) for 34 TokenRing-COL-050-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 24 (type SKEL/CNST) for 22 TokenRing-COL-050-CTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 48 (type SKEL/CNST) for 46 TokenRing-COL-050-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 45 (type SKEL/CNST) for 43 TokenRing-COL-050-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 51 (type SKEL/CNST) for 49 TokenRing-COL-050-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 30 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-08
lola: result : false
lola: FINISHED task # 36 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-10
lola: result : false
lola: FINISHED task # 2 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-00
lola: result : true
lola: FINISHED task # 24 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-06
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 5 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-01
lola: result : false
lola: FINISHED task # 45 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-13
lola: result : false
lola: FINISHED task # 51 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-15
lola: result : true
lola: FINISHED task # 33 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-09
lola: result : true
lola: LAUNCH task # 54 (type SKEL/FNDP) for 37 TokenRing-COL-050-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SKEL/EQUN) for 37 TokenRing-COL-050-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type SKEL/SRCH) for 37 TokenRing-COL-050-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type SKEL/CNST) for TokenRing-COL-050-CTLFireability-14
lola: result : true
lola: LAUNCH task # 57 (type SKEL/SRCH) for 37 TokenRing-COL-050-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for TokenRing-COL-050-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for TokenRing-COL-050-CTLFireability-11 (obsolete)
lola: CANCELED task # 55 (type EQUN) for TokenRing-COL-050-CTLFireability-11 (obsolete)
lola: CANCELED task # 57 (type SRCH) for TokenRing-COL-050-CTLFireability-11 (obsolete)
lola: FINISHED task # 57 (type SKEL/SRCH) for TokenRing-COL-050-CTLFireability-11
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: TR BINDINGS
lola: FINISHED task # 54 (type SKEL/FNDP) for TokenRing-COL-050-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 55 (type SKEL/EQUN) for TokenRing-COL-050-CTLFireability-11
lola: result : unknown
lola: TR BINDINGS DONE
lola: Places: 2601, Transitions: 127551
lola: @ trans MainProcess
lola: @ trans OtherProcess
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 5 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 710 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 720 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 725 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 730 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 735 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 740 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 745 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 750 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 755 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 760 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 765 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 770 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 775 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 780 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 785 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 790 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 795 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 800 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 805 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 810 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 815 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 820 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 825 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 830 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 890 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 895 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 910 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 915 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 920 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 925 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 930 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 935 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 940 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 945 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 950 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 955 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 960 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 965 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-050-CTLFireability-00: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-01: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-06: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-08: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-09: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-10: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-13: INITIAL false skeleton: preprocessing
TokenRing-COL-050-CTLFireability-14: INITIAL true skeleton: preprocessing
TokenRing-COL-050-CTLFireability-15: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
TokenRing-COL-050-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-050-CTLFireability-11: AG 0 0 0 0 4 0 0 0
TokenRing-COL-050-CTLFireability-12: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 492 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TokenRing-COL-050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is TokenRing-COL-050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r270-smll-162123877100050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TokenRing-COL-050.tgz
mv TokenRing-COL-050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;