About the Execution of LoLA for RwMutex-PT-r2000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16125.220 | 1001358.00 | 1123903.00 | 2339.40 | T?T????????????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r194-smll-162089449000202.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is RwMutex-PT-r2000w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r194-smll-162089449000202
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.7M
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 118K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.6K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 82K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 27 11:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 27 11:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Mar 25 14:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 23K Mar 25 14:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 11 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 4.4M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r2000w0010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620951209989
starting LoLA
BK_INPUT RwMutex-PT-r2000w0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA RwMutex-PT-r2000w0010-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620952211347
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 46 (type EXCL) for 45 RwMutex-PT-r2000w0010-CTLFireability-15
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 46 (type EXCL) for RwMutex-PT-r2000w0010-CTLFireability-15
lola: result : true
lola: markings : 15815
lola: fired transitions : 16841
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 879 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 884 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r2000w0010-CTLFireability-02
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 0/180 1/32 RwMutex-PT-r2000w0010-CTLFireability-02 --
Time elapsed: 898 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for RwMutex-PT-r2000w0010-CTLFireability-02
lola: result : true
lola: markings : 113860
lola: fired transitions : 227857
lola: time used : 4.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r2000w0010-CTLFireability-00
lola: time limit : 192 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 1/192 1/32 RwMutex-PT-r2000w0010-CTLFireability-00 17349 m, 3469 m/sec, 17532 t fired, .
Time elapsed: 903 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 1 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 6/192 2/32 RwMutex-PT-r2000w0010-CTLFireability-00 101603 m, 16850 m/sec, 102052 t fired, .
Time elapsed: 908 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 11/192 3/32 RwMutex-PT-r2000w0010-CTLFireability-00 247224 m, 29124 m/sec, 248588 t fired, .
Time elapsed: 913 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 16/192 6/32 RwMutex-PT-r2000w0010-CTLFireability-00 424280 m, 35411 m/sec, 426097 t fired, .
Time elapsed: 918 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 21/192 7/32 RwMutex-PT-r2000w0010-CTLFireability-00 526469 m, 20437 m/sec, 528509 t fired, .
Time elapsed: 923 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 26/192 8/32 RwMutex-PT-r2000w0010-CTLFireability-00 631110 m, 20928 m/sec, 633357 t fired, .
Time elapsed: 928 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 31/192 8/32 RwMutex-PT-r2000w0010-CTLFireability-00 695110 m, 12800 m/sec, 697483 t fired, .
Time elapsed: 933 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 36/192 9/32 RwMutex-PT-r2000w0010-CTLFireability-00 764750 m, 13928 m/sec, 814392 t fired, .
Time elapsed: 938 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 41/192 9/32 RwMutex-PT-r2000w0010-CTLFireability-00 768368 m, 723 m/sec, 950786 t fired, .
Time elapsed: 943 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/192 9/32 RwMutex-PT-r2000w0010-CTLFireability-00 782111 m, 2748 m/sec, 1090864 t fired, .
Time elapsed: 948 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/192 10/32 RwMutex-PT-r2000w0010-CTLFireability-00 806411 m, 4860 m/sec, 1234681 t fired, .
Time elapsed: 953 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 56/192 10/32 RwMutex-PT-r2000w0010-CTLFireability-00 832973 m, 5312 m/sec, 1381184 t fired, .
Time elapsed: 958 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 61/192 10/32 RwMutex-PT-r2000w0010-CTLFireability-00 870576 m, 7520 m/sec, 1542692 t fired, .
Time elapsed: 963 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 66/192 11/32 RwMutex-PT-r2000w0010-CTLFireability-00 923997 m, 10684 m/sec, 1734419 t fired, .
Time elapsed: 968 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 71/192 12/32 RwMutex-PT-r2000w0010-CTLFireability-00 1004508 m, 16102 m/sec, 1965962 t fired, .
Time elapsed: 973 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for RwMutex-PT-r2000w0010-CTLFireability-00
lola: result : true
lola: markings : 1026488
lola: fired transitions : 2023341
lola: time used : 72.000000
lola: memory pages used : 12
lola: LAUNCH task # 43 (type EXCL) for 42 RwMutex-PT-r2000w0010-CTLFireability-14
lola: time limit : 202 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/202 2/32 RwMutex-PT-r2000w0010-CTLFireability-14 58348 m, 11669 m/sec, 255171 t fired, .
Time elapsed: 978 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/202 3/32 RwMutex-PT-r2000w0010-CTLFireability-14 132813 m, 14893 m/sec, 615250 t fired, .
Time elapsed: 983 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/202 5/32 RwMutex-PT-r2000w0010-CTLFireability-14 202958 m, 14029 m/sec, 978195 t fired, .
Time elapsed: 988 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/202 6/32 RwMutex-PT-r2000w0010-CTLFireability-14 265338 m, 12476 m/sec, 1297180 t fired, .
Time elapsed: 993 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-02: CTL true CTL model checker
RwMutex-PT-r2000w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/202 7/32 RwMutex-PT-r2000w0010-CTLFireability-14 337319 m, 14396 m/sec, 1675065 t fired, .
Time elapsed: 998 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 410 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r2000w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r194-smll-162089449000202"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;