About the Execution of LoLA for RwMutex-PT-r0100w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16216.628 | 117720.00 | 117660.00 | 684.40 | ??????????????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r194-smll-162089449000178.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is RwMutex-PT-r0100w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r194-smll-162089449000178
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.5K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 76K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 27 11:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 11:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 25 14:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 14:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 11 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 215K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620947030119
starting LoLA
BK_INPUT RwMutex-PT-r0100w0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA RwMutex-PT-r0100w0010-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620947147839
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 RwMutex-PT-r0100w0010-CTLFireability-01
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: LAUNCH task # 69 (type SKEL/SRCH) for 65 RwMutex-PT-r0100w0010-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 69 (type SKEL/SRCH) for RwMutex-PT-r0100w0010-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/171 3/32 RwMutex-PT-r0100w0010-CTLFireability-01 594230 m, 118846 m/sec, 4804612 t fired, .
Time elapsed: 7 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/171 6/32 RwMutex-PT-r0100w0010-CTLFireability-01 1170438 m, 115241 m/sec, 9919107 t fired, .
Time elapsed: 12 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/171 8/32 RwMutex-PT-r0100w0010-CTLFireability-01 1731845 m, 112281 m/sec, 14808920 t fired, .
Time elapsed: 17 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/171 11/32 RwMutex-PT-r0100w0010-CTLFireability-01 2274811 m, 108593 m/sec, 19728853 t fired, .
Time elapsed: 22 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/171 13/32 RwMutex-PT-r0100w0010-CTLFireability-01 2768840 m, 98805 m/sec, 24351727 t fired, .
Time elapsed: 27 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/171 15/32 RwMutex-PT-r0100w0010-CTLFireability-01 3279263 m, 102084 m/sec, 28728230 t fired, .
Time elapsed: 33 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/171 17/32 RwMutex-PT-r0100w0010-CTLFireability-01 3805593 m, 105266 m/sec, 33335339 t fired, .
Time elapsed: 38 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/171 19/32 RwMutex-PT-r0100w0010-CTLFireability-01 4358494 m, 110580 m/sec, 38054555 t fired, .
Time elapsed: 43 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/171 21/32 RwMutex-PT-r0100w0010-CTLFireability-01 4808931 m, 90087 m/sec, 42298415 t fired, .
Time elapsed: 48 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/171 23/32 RwMutex-PT-r0100w0010-CTLFireability-01 5247453 m, 87704 m/sec, 46361736 t fired, .
Time elapsed: 53 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/171 25/32 RwMutex-PT-r0100w0010-CTLFireability-01 5672068 m, 84923 m/sec, 50385952 t fired, .
Time elapsed: 58 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/171 27/32 RwMutex-PT-r0100w0010-CTLFireability-01 6125842 m, 90754 m/sec, 54516608 t fired, .
Time elapsed: 63 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/171 28/32 RwMutex-PT-r0100w0010-CTLFireability-01 6581781 m, 91187 m/sec, 58802982 t fired, .
Time elapsed: 68 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/171 30/32 RwMutex-PT-r0100w0010-CTLFireability-01 7011358 m, 85915 m/sec, 62940458 t fired, .
Time elapsed: 73 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/171 32/32 RwMutex-PT-r0100w0010-CTLFireability-01 7407076 m, 79143 m/sec, 66840203 t fired, .
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL) for 54 RwMutex-PT-r0100w0010-CTLFireability-14
lola: time limit : 175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-14
lola: result : false
lola: markings : 42
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 RwMutex-PT-r0100w0010-CTLFireability-13
lola: time limit : 206 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/206 1/32 RwMutex-PT-r0100w0010-CTLFireability-13 36636 m, 7327 m/sec, 234807 t fired, .
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/206 1/32 RwMutex-PT-r0100w0010-CTLFireability-13 70833 m, 6839 m/sec, 467356 t fired, .
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/206 1/32 RwMutex-PT-r0100w0010-CTLFireability-13 104903 m, 6814 m/sec, 725187 t fired, .
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/206 1/32 RwMutex-PT-r0100w0010-CTLFireability-13 138058 m, 6631 m/sec, 980575 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/206 1/32 RwMutex-PT-r0100w0010-CTLFireability-13 171102 m, 6608 m/sec, 1208003 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0100w0010-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0100w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0100w0010-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0100w0010-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/206 2/32 RwMutex-PT-r0100w0010-CTLFireability-13 204016 m, 6582 m/sec, 1451031 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 409 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0100w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0100w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r194-smll-162089449000178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0100w0010.tgz
mv RwMutex-PT-r0100w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;