fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r194-smll-162089449000170
Last Updated
Jun 28, 2021

About the Execution of LoLA for RwMutex-PT-r0020w0010

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1238.439 211415.00 216339.00 477.50 FTTFTTFFTFTFFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r194-smll-162089449000170.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is RwMutex-PT-r0020w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r194-smll-162089449000170
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 123K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 146K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Mar 28 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 27 11:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 11:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 25 14:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 14:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 11 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 47K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620946804557

starting LoLA
BK_INPUT RwMutex-PT-r0020w0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA RwMutex-PT-r0020w0010-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620947015972

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 72 (type SKEL/SRCH) for 10 RwMutex-PT-r0020w0010-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for RwMutex-PT-r0020w0010-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 8 (type EXCL) for 7 RwMutex-PT-r0020w0010-CTLFireability-01
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: LAUNCH task # 73 (type SKEL/SRCH) for 59 RwMutex-PT-r0020w0010-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/SRCH) for RwMutex-PT-r0020w0010-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 76 (type FNDP) for 17 RwMutex-PT-r0020w0010-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 17 RwMutex-PT-r0020w0010-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SRCH) for 17 RwMutex-PT-r0020w0010-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-03
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: CANCELED task # 77 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-03 (obsolete)
lola: CANCELED task # 79 (type SRCH) for RwMutex-PT-r0020w0010-CTLFireability-03 (obsolete)
lola: FINISHED task # 79 (type SRCH) for RwMutex-PT-r0020w0010-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/CTLFireability-77.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 77 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-03
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/199 4/32 RwMutex-PT-r0020w0010-CTLFireability-01 935091 m, 187018 m/sec, 7641856 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/199 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048503 m, 22682 m/sec, 14863907 t fired, .

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/199 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048576 m, 14 m/sec, 22961402 t fired, .

Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 8 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-01
lola: result : true
lola: markings : 1048586
lola: fired transitions : 23199845
lola: time used : 15.000000
lola: memory pages used : 5
lola: LAUNCH task # 70 (type EXCL) for 69 RwMutex-PT-r0020w0010-CTLFireability-15
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-15
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 RwMutex-PT-r0020w0010-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-14
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 59 RwMutex-PT-r0020w0010-CTLFireability-13
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 59 RwMutex-PT-r0020w0010-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-13
lola: result : false
lola: markings : 24
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 RwMutex-PT-r0020w0010-CTLFireability-12
lola: time limit : 275 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 5/275 5/32 RwMutex-PT-r0020w0010-CTLFireability-12 1048010 m, 209602 m/sec, 7380376 t fired, .

Time elapsed: 21 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 10/275 5/32 RwMutex-PT-r0020w0010-CTLFireability-12 1048560 m, 110 m/sec, 15611366 t fired, .

Time elapsed: 26 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 57 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-12
lola: result : false
lola: markings : 1048578
lola: fired transitions : 20971522
lola: time used : 13.000000
lola: memory pages used : 5
lola: LAUNCH task # 54 (type EXCL) for 53 RwMutex-PT-r0020w0010-CTLFireability-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-11
lola: result : false
lola: markings : 12
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 RwMutex-PT-r0020w0010-CTLFireability-09
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-09
lola: result : false
lola: markings : 31
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 RwMutex-PT-r0020w0010-CTLFireability-08
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-08
lola: result : true
lola: markings : 39
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 RwMutex-PT-r0020w0010-CTLFireability-07
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 2/396 2/32 RwMutex-PT-r0020w0010-CTLFireability-07 383910 m, 76782 m/sec, 2953877 t fired, .

Time elapsed: 31 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 7/396 5/32 RwMutex-PT-r0020w0010-CTLFireability-07 1042993 m, 131816 m/sec, 9404348 t fired, .

Time elapsed: 36 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 12/396 5/32 RwMutex-PT-r0020w0010-CTLFireability-07 1048547 m, 1110 m/sec, 16922791 t fired, .

Time elapsed: 41 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 42 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-07
lola: result : false
lola: markings : 1048586
lola: fired transitions : 23917365
lola: time used : 16.000000
lola: memory pages used : 5
lola: LAUNCH task # 39 (type EXCL) for 38 RwMutex-PT-r0020w0010-CTLFireability-06
lola: time limit : 444 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 1/444 1/32 RwMutex-PT-r0020w0010-CTLFireability-06 233060 m, 46612 m/sec, 1402250 t fired, .

Time elapsed: 46 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 6/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048059 m, 162999 m/sec, 8598957 t fired, .

Time elapsed: 51 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 11/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048553 m, 98 m/sec, 16062490 t fired, .

Time elapsed: 56 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 16/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048577 m, 4 m/sec, 24345249 t fired, .

Time elapsed: 61 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 21/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048577 m, 0 m/sec, 31507407 t fired, .

Time elapsed: 66 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 26/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048577 m, 0 m/sec, 39201484 t fired, .

Time elapsed: 71 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 31/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 1 m/sec, 46313705 t fired, .

Time elapsed: 76 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 36/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 51767712 t fired, .

Time elapsed: 81 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 41/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 57209423 t fired, .

Time elapsed: 86 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 46/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 62388265 t fired, .

Time elapsed: 91 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 51/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 66743980 t fired, .

Time elapsed: 96 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 56/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 71951390 t fired, .

Time elapsed: 101 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 61/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 77984861 t fired, .

Time elapsed: 106 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 66/444 5/32 RwMutex-PT-r0020w0010-CTLFireability-06 1048586 m, 0 m/sec, 84943086 t fired, .

Time elapsed: 111 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-06
lola: result : false
lola: markings : 1048586
lola: fired transitions : 86500432
lola: time used : 67.000000
lola: memory pages used : 5
lola: LAUNCH task # 36 (type EXCL) for 35 RwMutex-PT-r0020w0010-CTLFireability-05
lola: time limit : 498 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 4/498 3/32 RwMutex-PT-r0020w0010-CTLFireability-05 620851 m, 124170 m/sec, 5056479 t fired, .

Time elapsed: 116 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 9/498 5/32 RwMutex-PT-r0020w0010-CTLFireability-05 1048291 m, 85488 m/sec, 11799539 t fired, .

Time elapsed: 121 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 2 0 0 2 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 14/498 5/32 RwMutex-PT-r0020w0010-CTLFireability-05 1048571 m, 56 m/sec, 19522250 t fired, .

Time elapsed: 126 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 36 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-05
lola: result : true
lola: markings : 1048586
lola: fired transitions : 23592996
lola: time used : 16.000000
lola: memory pages used : 5
lola: LAUNCH task # 3 (type EXCL) for 0 RwMutex-PT-r0020w0010-CTLFireability-00
lola: time limit : 578 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-00
lola: result : false
lola: markings : 31
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 0 RwMutex-PT-r0020w0010-CTLFireability-00
lola: time limit : 694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 AGEF EXCL 3/694 4/32 RwMutex-PT-r0020w0010-CTLFireability-00 799999 m, 159999 m/sec, 4584282 t fired, .

Time elapsed: 131 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 1 0 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 AGEF EXCL 8/694 4/32 RwMutex-PT-r0020w0010-CTLFireability-00 1048464 m, 49693 m/sec, 13507799 t fired, .

Time elapsed: 136 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 74 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-00
lola: result : true
lola: markings : 1048586
lola: fired transitions : 20480020
lola: time used : 11.000000
lola: memory pages used : 5
lola: LAUNCH task # 20 (type EXCL) for 17 RwMutex-PT-r0020w0010-CTLFireability-03
lola: time limit : 865 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 0 1 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 2/865 2/32 RwMutex-PT-r0020w0010-CTLFireability-03 249709 m, 49941 m/sec, 2160047 t fired, .

Time elapsed: 141 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 0 1 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 7/865 4/32 RwMutex-PT-r0020w0010-CTLFireability-03 927293 m, 135516 m/sec, 8918613 t fired, .

Time elapsed: 146 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 1 0 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ 0 0 1 0 7 0 0 3
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 12/865 5/32 RwMutex-PT-r0020w0010-CTLFireability-03 1048502 m, 24241 m/sec, 16520726 t fired, .

Time elapsed: 151 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-03
lola: result : false
lola: markings : 1048586
lola: fired transitions : 24749615
lola: time used : 17.000000
lola: memory pages used : 5
lola: LAUNCH task # 15 (type EXCL) for 10 RwMutex-PT-r0020w0010-CTLFireability-02
lola: time limit : 1148 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 0/1148 1/32 RwMutex-PT-r0020w0010-CTLFireability-02 26250 m, 5250 m/sec, 189199 t fired, .

Time elapsed: 156 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/1148 4/32 RwMutex-PT-r0020w0010-CTLFireability-02 767283 m, 148206 m/sec, 6764291 t fired, .

Time elapsed: 161 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/1148 5/32 RwMutex-PT-r0020w0010-CTLFireability-02 1048437 m, 56230 m/sec, 13965904 t fired, .

Time elapsed: 166 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/1148 5/32 RwMutex-PT-r0020w0010-CTLFireability-02 1048574 m, 27 m/sec, 22711915 t fired, .

Time elapsed: 171 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 15 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-02
lola: result : true
lola: markings : 1048586
lola: fired transitions : 24117298
lola: time used : 15.000000
lola: memory pages used : 5
lola: LAUNCH task # 51 (type EXCL) for 50 RwMutex-PT-r0020w0010-CTLFireability-10
lola: time limit : 1714 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/1714 4/32 RwMutex-PT-r0020w0010-CTLFireability-10 852604 m, 170520 m/sec, 7171388 t fired, .

Time elapsed: 176 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/1714 5/32 RwMutex-PT-r0020w0010-CTLFireability-10 1048491 m, 39177 m/sec, 14902682 t fired, .

Time elapsed: 181 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/1714 5/32 RwMutex-PT-r0020w0010-CTLFireability-10 1048576 m, 17 m/sec, 23422412 t fired, .

Time elapsed: 186 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 51 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-10
lola: result : true
lola: markings : 1048586
lola: fired transitions : 23650415
lola: time used : 15.000000
lola: memory pages used : 5
lola: LAUNCH task # 33 (type EXCL) for 32 RwMutex-PT-r0020w0010-CTLFireability-04
lola: time limit : 3414 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/3414 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048084 m, 209616 m/sec, 7641825 t fired, .

Time elapsed: 191 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/3414 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048570 m, 97 m/sec, 16165539 t fired, .

Time elapsed: 196 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/3414 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048586 m, 3 m/sec, 24422765 t fired, .

Time elapsed: 201 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/3414 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048586 m, 0 m/sec, 31508977 t fired, .

Time elapsed: 206 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/3414 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048586 m, 0 m/sec, 39548921 t fired, .

Time elapsed: 211 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 33 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-04
lola: result : true
lola: markings : 1048586
lola: fired transitions : 40894590
lola: time used : 25.000000
lola: memory pages used : 5
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-01: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: DISJ true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: DISJ false DISJ
RwMutex-PT-r0020w0010-CTLFireability-04: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-10: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CONJ false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-15: CTL true CTL model checker


Time elapsed: 211 secs. Pages in use: 5

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0020w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0020w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r194-smll-162089449000170"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0020w0010.tgz
mv RwMutex-PT-r0020w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;