fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r178-tajo-162089415500301
Last Updated
Jun 28, 2021

About the Execution of ITS-Tools for RERS17pb115-PT-5

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16237.983 674456.00 917011.00 7035.50 F???F??FF??T???? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r178-tajo-162089415500301.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is RERS17pb115-PT-5, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r178-tajo-162089415500301
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 123K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 23K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 113K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 28 16:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Mar 27 10:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 27 10:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Mar 25 13:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 25 13:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 69M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-5-00
FORMULA_NAME RERS17pb115-PT-5-01
FORMULA_NAME RERS17pb115-PT-5-02
FORMULA_NAME RERS17pb115-PT-5-03
FORMULA_NAME RERS17pb115-PT-5-04
FORMULA_NAME RERS17pb115-PT-5-05
FORMULA_NAME RERS17pb115-PT-5-06
FORMULA_NAME RERS17pb115-PT-5-07
FORMULA_NAME RERS17pb115-PT-5-08
FORMULA_NAME RERS17pb115-PT-5-09
FORMULA_NAME RERS17pb115-PT-5-10
FORMULA_NAME RERS17pb115-PT-5-11
FORMULA_NAME RERS17pb115-PT-5-12
FORMULA_NAME RERS17pb115-PT-5-13
FORMULA_NAME RERS17pb115-PT-5-14
FORMULA_NAME RERS17pb115-PT-5-15

=== Now, execution of the tool begins

BK_START 1621253887681

Running Version 0
[2021-05-17 12:18:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-17 12:18:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-17 12:18:11] [INFO ] Load time of PNML (sax parser for PT used): 1995 ms
[2021-05-17 12:18:11] [INFO ] Transformed 1399 places.
[2021-05-17 12:18:11] [INFO ] Transformed 144369 transitions.
[2021-05-17 12:18:11] [INFO ] Parsed PT model containing 1399 places and 144369 transitions in 2391 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 39 ms.
Working with output stream class java.io.PrintStream
[2021-05-17 12:18:11] [INFO ] Initial state test concluded for 4 properties.
FORMULA RERS17pb115-PT-5-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 65 out of 1399 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 2454 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2021-05-17 12:18:15] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:18:16] [INFO ] Computed 19 place invariants in 589 ms
[2021-05-17 12:18:25] [INFO ] Implicit Places using invariants in 9868 ms returned []
Implicit Place search using SMT only with invariants took 9909 ms to find 0 implicit places.
[2021-05-17 12:18:25] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:18:25] [INFO ] Computed 19 place invariants in 313 ms
[2021-05-17 12:18:56] [INFO ] Performed 83962/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2021-05-17 12:19:16] [INFO ] Dead Transitions using invariants and state equation in 50500 ms returned []
Finished structural reductions, in 1 iterations. Remains : 1381/1399 places, 144369/144369 transitions.
[2021-05-17 12:19:20] [INFO ] Initial state reduction rules for LTL removed 3 formulas.
[2021-05-17 12:19:21] [INFO ] Flatten gal took : 4925 ms
FORMULA RERS17pb115-PT-5-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-5-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-5-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-17 12:19:26] [INFO ] Flatten gal took : 4502 ms
[2021-05-17 12:19:35] [INFO ] Input system was already deterministic with 144369 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 15457 ms. (steps per millisecond=6 ) properties (out of 31) seen :8
Running SMT prover for 23 properties.
[2021-05-17 12:19:51] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:19:51] [INFO ] Computed 19 place invariants in 386 ms
[2021-05-17 12:19:52] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2021-05-17 12:19:53] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 12:20:15] [INFO ] [Real]Absence check using state equation in 22051 ms returned unsat :0 sat :2 real:21
[2021-05-17 12:20:17] [INFO ] State equation strengthened by 2277 read => feed constraints.
[2021-05-17 12:21:02] [INFO ] [Real]Added 2277 Read/Feed constraints in 44490 ms returned sat
Attempting to minimize the solution found.
Minimization took 9118 ms.
[2021-05-17 12:21:20] [INFO ] SMT Verify possible in real domain returnedunsat :0 sat :2 real:21
[2021-05-17 12:21:20] [INFO ] [Nat]Absence check using 19 positive place invariants in 12 ms returned sat
[2021-05-17 12:21:21] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-17 12:22:16] [INFO ] [Nat]Absence check using state equation in 55204 ms returned unsat :0 sat :23
[2021-05-17 12:23:00] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((X(F(p1))&&p0)))], workingDir=/home/mcc/execution]
Support contains 4 out of 1381 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 762 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
[2021-05-17 12:23:01] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:23:01] [INFO ] Computed 19 place invariants in 437 ms
[2021-05-17 12:23:08] [INFO ] Implicit Places using invariants in 7740 ms returned []
Implicit Place search using SMT only with invariants took 7743 ms to find 0 implicit places.
[2021-05-17 12:23:08] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:23:09] [INFO ] Computed 19 place invariants in 530 ms
[2021-05-17 12:23:39] [INFO ] Performed 91250/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2021-05-17 12:23:57] [INFO ] Dead Transitions using invariants and state equation in 48526 ms returned []
Finished structural reductions, in 1 iterations. Remains : 1381/1381 places, 144369/144369 transitions.
Stuttering acceptance computed with spot in 415 ms :[(NOT p1), (OR (NOT p0) (NOT p1)), (OR (NOT p1) (NOT p0)), true]
Running random walk in product with property : RERS17pb115-PT-5-00 automaton TGBA [mat=[[{ cond=(NOT p1), acceptance={0} source=0 dest: 0}], [{ cond=p0, acceptance={} source=1 dest: 0}, { cond=(NOT p0), acceptance={} source=1 dest: 3}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={0} source=3 dest: 3}]], initial=2, aps=[p1:(AND (GEQ s53 1) (GEQ s1203 1)), p0:(AND (GEQ s402 1) (GEQ s1349 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 23 ms.
FORMULA RERS17pb115-PT-5-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb115-PT-5-00 finished in 58922 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(F(((F(p0) U p1)&&G((p2||(p0 U !p1))))))], workingDir=/home/mcc/execution]
Support contains 6 out of 1381 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1302 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
[2021-05-17 12:24:00] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2021-05-17 12:24:01] [INFO ] Computed 19 place invariants in 464 ms
[2021-05-17 12:24:08] [INFO ] Implicit Places using invariants in 8371 ms returned []
Implicit Place search using SMT only with invariants took 8375 ms to find 0 implicit places.
[2021-05-17 12:24:08] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2021-05-17 12:24:09] [INFO ] Computed 19 place invariants in 332 ms
[2021-05-17 12:24:39] [INFO ] Performed 88579/144368 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2021-05-17 12:24:57] [INFO ] Dead Transitions using invariants and state equation in 48916 ms returned []
Finished structural reductions, in 1 iterations. Remains : 1380/1381 places, 144368/144369 transitions.
Stuttering acceptance computed with spot in 355 ms :[(OR (NOT p1) (NOT p2)), (AND p1 (NOT p2)), (NOT p1), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND p1 (NOT p2)), (AND p1 (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb115-PT-5-01 automaton TGBA [mat=[[{ cond=(AND p1 (NOT p0) (NOT p2)), acceptance={0} source=0 dest: 0}, { cond=(OR (NOT p1) p0 p2), acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 3}, { cond=(AND p1 p0 (NOT p2)), acceptance={0} source=0 dest: 4}], [{ cond=(AND p1 (NOT p0) (NOT p2)), acceptance={0} source=1 dest: 0}, { cond=(OR (NOT p1) p0 p2), acceptance={} source=1 dest: 1}, { cond=(AND p1 p0 (NOT p2)), acceptance={0} source=1 dest: 4}], [{ cond=(NOT p1), acceptance={0} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 3}], [{ cond=(OR (AND (NOT p1) (NOT p0)) (AND (NOT p0) (NOT p2))), acceptance={0} source=3 dest: 3}, { cond=(AND p1 (NOT p0) p2), acceptance={} source=3 dest: 5}], [{ cond=(AND p1 (NOT p0) (NOT p2)), acceptance={0} source=4 dest: 0}, { cond=(AND p1 (NOT p0) p2), acceptance={} source=4 dest: 1}, { cond=(AND p1 p0 (NOT p2)), acceptance={0} source=4 dest: 4}, { cond=(AND p1 p0 p2), acceptance={} source=4 dest: 4}], [{ cond=(AND p1 (NOT p0) (NOT p2)), acceptance={0} source=5 dest: 3}, { cond=(OR (AND (NOT p1) (NOT p0)) (AND (NOT p0) p2)), acceptance={} source=5 dest: 5}]], initial=0, aps=[p1:(OR (LT s142 1) (LT s201 1)), p0:(AND (GEQ s396 1) (GEQ s727 1)), p2:(AND (GEQ s657 1) (GEQ s996 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null, null, null][true, true, true, true, true, true]]
Product exploration timeout after 59170 steps with 0 reset in 10002 ms.
Product exploration timeout after 90050 steps with 0 reset in 10001 ms.
Knowledge obtained : [p1, (NOT p0), (NOT p2)]
Stuttering acceptance computed with spot in 303 ms :[(OR (NOT p1) (NOT p2)), (AND p1 (NOT p2)), (NOT p1), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND p1 (NOT p2)), (AND p1 (NOT p0) (NOT p2))]
Product exploration timeout after 91820 steps with 0 reset in 10033 ms.
Product exploration timeout after 97120 steps with 0 reset in 10001 ms.
[2021-05-17 12:25:51] [INFO ] Flatten gal took : 4099 ms
[2021-05-17 12:25:55] [INFO ] Flatten gal took : 4001 ms
[2021-05-17 12:25:55] [INFO ] Time to serialize gal into /tmp/LTL10916632084939195881.gal : 634 ms
[2021-05-17 12:25:55] [INFO ] Time to serialize properties into /tmp/LTL14728075880599128136.ltl : 2 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL10916632084939195881.gal, -t, CGAL, -LTL, /tmp/LTL14728075880599128136.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL10916632084939195881.gal -t CGAL -LTL /tmp/LTL14728075880599128136.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 1 LTL properties
Detected timeout of ITS tools.
[2021-05-17 12:26:15] [INFO ] Flatten gal took : 3848 ms
[2021-05-17 12:26:15] [INFO ] Applying decomposition
[2021-05-17 12:26:19] [INFO ] Flatten gal took : 4310 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph4125221968728205366.txt, -o, /tmp/graph4125221968728205366.bin, -w, /tmp/graph4125221968728205366.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph4125221968728205366.bin, -l, -1, -v, -w, /tmp/graph4125221968728205366.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-17 12:26:29] [INFO ] Decomposing Gal with order
[2021-05-17 12:26:29] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-17 12:26:42] [INFO ] Removed a total of 435335 redundant transitions.
[2021-05-17 12:26:43] [INFO ] Flatten gal took : 7878 ms
[2021-05-17 12:27:01] [INFO ] Fuse similar labels procedure discarded/fused a total of 2202 labels/synchronizations in 12738 ms.
[2021-05-17 12:27:01] [INFO ] Time to serialize gal into /tmp/LTL4195538537575777046.gal : 361 ms
[2021-05-17 12:27:01] [INFO ] Time to serialize properties into /tmp/LTL14347306418388957168.ltl : 2 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL4195538537575777046.gal, -t, CGAL, -LTL, /tmp/LTL14347306418388957168.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL4195538537575777046.gal -t CGAL -LTL /tmp/LTL14347306418388957168.ltl -c -stutter-deadlock
Read 1 LTL properties
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin645918143183534247
[2021-05-17 12:27:18] [INFO ] Built C files in 1250ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin645918143183534247
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin645918143183534247]
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin645918143183534247] killed by timeout after 1 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin645918143183534247] killed by timeout after 1 SECONDS
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:79)
at java.base/java.lang.Thread.run(Thread.java:834)
Treatment of property RERS17pb115-PT-5-01 finished in 199913 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((F(p0)||(G(p2)&&p1))))], workingDir=/home/mcc/execution]
Support contains 4 out of 1381 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 849 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
[2021-05-17 12:27:20] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:27:20] [INFO ] Computed 19 place invariants in 472 ms
[2021-05-17 12:27:28] [INFO ] Implicit Places using invariants in 8844 ms returned []
Implicit Place search using SMT only with invariants took 8860 ms to find 0 implicit places.
[2021-05-17 12:27:28] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:27:29] [INFO ] Computed 19 place invariants in 485 ms
[2021-05-17 12:28:01] [INFO ] Performed 60300/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2021-05-17 12:28:29] [INFO ] Dead Transitions with SMT raised an exceptionSMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ... after 60640 ms
Finished structural reductions, in 1 iterations. Remains : 1381/1381 places, 144369/144369 transitions.
Stuttering acceptance computed with spot in 926 ms :[(NOT p0), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb115-PT-5-02 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) p1 p2), acceptance={} source=2 dest: 3}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p0) p2), acceptance={} source=3 dest: 3}]], initial=1, aps=[p0:(AND (GEQ s90 1) (GEQ s345 1)), p1:(AND (GEQ s372 1) (GEQ s1041 1)), p2:(AND (GEQ s372 1) (GEQ s1041 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration timeout after 55160 steps with 0 reset in 10001 ms.
Product exploration timeout after 65820 steps with 0 reset in 10001 ms.
Knowledge obtained : [(NOT p0), (NOT p1), (NOT p2)]
Stuttering acceptance computed with spot in 488 ms :[(NOT p0), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND (NOT p0) (NOT p2))]
Product exploration timeout after 68530 steps with 0 reset in 10001 ms.
Product exploration timeout after 52860 steps with 0 reset in 10001 ms.
Applying partial POR strategy [true, false, true, true]
Stuttering acceptance computed with spot in 362 ms :[(NOT p0), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND (NOT p0) (NOT p2))]
Support contains 4 out of 1381 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 3614 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
[2021-05-17 12:29:17] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2021-05-17 12:29:18] [INFO ] Computed 19 place invariants in 439 ms
#
# There is insufficient memory for the Java Runtime Environment to continue.
# Native memory allocation (mmap) failed to map 1367343104 bytes for committing reserved memory.
# An error report file with more information is saved as:
# /home/mcc/execution/hs_err_pid441.log
Its-tools:
JVM terminated. Exit code=1
/usr/bin/java
-Dosgi.locking=none
-Declipse.stateSaveDelayInterval=-1
-Dosgi.configuration.area=/tmp/.eclipse
-Xss128m
-Xms40m
-Xmx16000m
-jar /home/mcc/BenchKit/itstools//plugins/org.eclipse.equinox.launcher_1.6.100.v20201223-0822.jar
-os linux
-ws gtk
-arch x86_64
-showsplash
-launcher /home/mcc/BenchKit/itstools/its-tools
-name Its-tools
--launcher.library /home/mcc/BenchKit/itstools//plugins/org.eclipse.equinox.launcher.gtk.linux.x86_64_1.2.100.v20210209-1541/eclipse_11301.so
-startup /home/mcc/BenchKit/itstools//plugins/org.eclipse.equinox.launcher_1.6.100.v20201223-0822.jar
--launcher.overrideVmargs
-exitdata 0
-data /home/mcc/execution/workspace
-pnfolder /home/mcc/execution
-examination LTLFireability
-spotpath /home/mcc/BenchKit/bin//..//ltlfilt
-z3path /home/mcc/BenchKit/bin//..//z3/bin/z3
-yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices
-its
-ltsmin
-greatspnpath /home/mcc/BenchKit/bin//..//greatspn/
-order META
-manyOrder
-smt
-timeout 3600
-vm /usr/bin/java
-vmargs
-Dosgi.locking=none
-Declipse.stateSaveDelayInterval=-1
-Dosgi.configuration.area=/tmp/.eclipse
-Xss128m
-Xms40m
-Xmx16000m
-jar /home/mcc/BenchKit/itstools//plugins/org.eclipse.equinox.launcher_1.6.100.v20201223-0822.jar

BK_STOP 1621254562137

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m

(process:423): Gtk-WARNING **: 12:29:22.071: Locale not supported by C library.
Using the fallback 'C' locale.
Unable to init server: Could not connect: Connection refused
Its-tools: Cannot open display:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-5"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is RERS17pb115-PT-5, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r178-tajo-162089415500301"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-5.tgz
mv RERS17pb115-PT-5 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;