fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r178-tajo-162089415200061
Last Updated
Jun 28, 2021

About the Execution of ITS-Tools for QuasiCertifProtocol-COL-32

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16238.363 3600000.00 11195820.00 12729.50 T?FFFFFFTFTFFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r178-tajo-162089415200061.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is QuasiCertifProtocol-COL-32, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r178-tajo-162089415200061
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 580K
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 155K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 118K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Mar 28 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 27 10:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 27 10:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 25 13:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 13:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 08:13 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 131K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME QuasiCertifProtocol-COL-32-00
FORMULA_NAME QuasiCertifProtocol-COL-32-01
FORMULA_NAME QuasiCertifProtocol-COL-32-02
FORMULA_NAME QuasiCertifProtocol-COL-32-03
FORMULA_NAME QuasiCertifProtocol-COL-32-04
FORMULA_NAME QuasiCertifProtocol-COL-32-05
FORMULA_NAME QuasiCertifProtocol-COL-32-06
FORMULA_NAME QuasiCertifProtocol-COL-32-07
FORMULA_NAME QuasiCertifProtocol-COL-32-08
FORMULA_NAME QuasiCertifProtocol-COL-32-09
FORMULA_NAME QuasiCertifProtocol-COL-32-10
FORMULA_NAME QuasiCertifProtocol-COL-32-11
FORMULA_NAME QuasiCertifProtocol-COL-32-12
FORMULA_NAME QuasiCertifProtocol-COL-32-13
FORMULA_NAME QuasiCertifProtocol-COL-32-14
FORMULA_NAME QuasiCertifProtocol-COL-32-15

=== Now, execution of the tool begins

BK_START 1621233008385

Running Version 0
[2021-05-17 06:30:10] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-17 06:30:10] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-17 06:30:10] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
[2021-05-17 06:30:11] [WARNING] Using fallBack plugin, rng conformance not checked
[2021-05-17 06:30:11] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1010 ms
[2021-05-17 06:30:12] [INFO ] Imported 30 HL places and 26 HL transitions for a total of 3806 PT places and 506.0 transition bindings in 47 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 7 ms.
Working with output stream class java.io.PrintStream
[2021-05-17 06:30:12] [INFO ] Built PT skeleton of HLPN with 30 places and 26 transitions in 10 ms.
[2021-05-17 06:30:12] [INFO ] Skeletonized HLPN properties in 0 ms.
Successfully produced net in file /tmp/petri1000_12324740007342242491.dot
Finished random walk after 0 steps, including 0 resets, run visited all 0 properties in 1 ms. (steps per millisecond=0 )
[2021-05-17 06:30:12] [INFO ] Flatten gal took : 39 ms
[2021-05-17 06:30:12] [INFO ] Flatten gal took : 4 ms
[2021-05-17 06:30:12] [INFO ] Unfolded HLPN to a Petri net with 3806 places and 506 transitions in 51 ms.
[2021-05-17 06:30:12] [INFO ] Unfolded HLPN properties in 0 ms.
Successfully produced net in file /tmp/petri1001_1756643205098948439.dot
[2021-05-17 06:30:12] [INFO ] Initial state test concluded for 5 properties.
Support contains 1492 out of 3806 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3806/3806 places, 506/506 transitions.
Reduce places removed 70 places and 0 transitions.
Iterating post reduction 0 with 70 rules applied. Total rules applied 70 place count 3736 transition count 506
Applied a total of 70 rules in 315 ms. Remains 3736 /3806 variables (removed 70) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3736 cols
[2021-05-17 06:30:13] [INFO ] Computed 3232 place invariants in 403 ms
[2021-05-17 06:30:15] [INFO ] Implicit Places using invariants in 3007 ms returned []
// Phase 1: matrix 506 rows 3736 cols
[2021-05-17 06:30:16] [INFO ] Computed 3232 place invariants in 239 ms
[2021-05-17 06:30:24] [INFO ] Implicit Places using invariants and state equation in 8507 ms returned [3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531]
Discarding 33 places :
Implicit Place search using SMT with State Equation took 11556 ms to find 33 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:30:24] [INFO ] Computed 3200 place invariants in 550 ms
[2021-05-17 06:30:26] [INFO ] Dead Transitions using invariants and state equation in 2309 ms returned []
Starting structural reductions, iteration 1 : 3703/3806 places, 506/506 transitions.
Applied a total of 0 rules in 137 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:30:27] [INFO ] Computed 3200 place invariants in 693 ms
[2021-05-17 06:30:29] [INFO ] Dead Transitions using invariants and state equation in 2221 ms returned []
Finished structural reductions, in 2 iterations. Remains : 3703/3806 places, 506/506 transitions.
[2021-05-17 06:30:29] [INFO ] Initial state reduction rules for LTL removed 3 formulas.
[2021-05-17 06:30:29] [INFO ] Flatten gal took : 276 ms
FORMULA QuasiCertifProtocol-COL-32-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA QuasiCertifProtocol-COL-32-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA QuasiCertifProtocol-COL-32-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-17 06:30:29] [INFO ] Flatten gal took : 146 ms
[2021-05-17 06:30:29] [INFO ] Input system was already deterministic with 506 transitions.
Incomplete random walk after 100000 steps, including 2673 resets, run finished after 1609 ms. (steps per millisecond=62 ) properties (out of 20) seen :4
Running SMT prover for 16 properties.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:30:32] [INFO ] Computed 3200 place invariants in 636 ms
[2021-05-17 06:30:33] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 773 ms returned sat
[2021-05-17 06:30:33] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:34] [INFO ] [Real]Absence check using state equation in 1030 ms returned sat
[2021-05-17 06:30:34] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 61 ms.
[2021-05-17 06:30:35] [INFO ] Added : 34 causal constraints over 7 iterations in 1190 ms. Result :sat
[2021-05-17 06:30:37] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 1058 ms returned sat
[2021-05-17 06:30:37] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:39] [INFO ] [Real]Absence check using state equation in 1839 ms returned sat
[2021-05-17 06:30:39] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 63 ms.
[2021-05-17 06:30:41] [INFO ] Added : 68 causal constraints over 14 iterations in 1761 ms. Result :sat
[2021-05-17 06:30:42] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 683 ms returned sat
[2021-05-17 06:30:42] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:43] [INFO ] [Real]Absence check using state equation in 1130 ms returned unsat
[2021-05-17 06:30:45] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 1275 ms returned sat
[2021-05-17 06:30:45] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:47] [INFO ] [Real]Absence check using state equation in 2068 ms returned unsat
[2021-05-17 06:30:49] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 848 ms returned sat
[2021-05-17 06:30:49] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:50] [INFO ] [Real]Absence check using state equation in 1079 ms returned sat
[2021-05-17 06:30:50] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 47 ms.
[2021-05-17 06:30:52] [INFO ] Added : 69 causal constraints over 14 iterations in 2101 ms. Result :sat
[2021-05-17 06:30:54] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 1041 ms returned sat
[2021-05-17 06:30:54] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:55] [INFO ] [Real]Absence check using state equation in 1787 ms returned sat
[2021-05-17 06:30:56] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 120 ms.
[2021-05-17 06:30:57] [INFO ] Added : 34 causal constraints over 7 iterations in 1100 ms. Result :sat
[2021-05-17 06:30:58] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 807 ms returned sat
[2021-05-17 06:30:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:30:59] [INFO ] [Real]Absence check using state equation in 1121 ms returned sat
[2021-05-17 06:30:59] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 45 ms.
[2021-05-17 06:31:03] [INFO ] Added : 102 causal constraints over 21 iterations in 3534 ms. Result :sat
[2021-05-17 06:31:04] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 922 ms returned sat
[2021-05-17 06:31:04] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:05] [INFO ] [Real]Absence check using state equation in 1053 ms returned sat
[2021-05-17 06:31:06] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 38 ms.
[2021-05-17 06:31:08] [INFO ] Added : 68 causal constraints over 14 iterations in 2250 ms. Result :sat
[2021-05-17 06:31:09] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 822 ms returned sat
[2021-05-17 06:31:09] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:10] [INFO ] [Real]Absence check using state equation in 1120 ms returned sat
[2021-05-17 06:31:10] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 35 ms.
[2021-05-17 06:31:12] [INFO ] Added : 67 causal constraints over 14 iterations in 1657 ms. Result :sat
[2021-05-17 06:31:13] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 720 ms returned sat
[2021-05-17 06:31:13] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:15] [INFO ] [Real]Absence check using state equation in 1215 ms returned sat
[2021-05-17 06:31:15] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 91 ms.
[2021-05-17 06:31:17] [INFO ] Added : 69 causal constraints over 14 iterations in 2427 ms. Result :sat
[2021-05-17 06:31:19] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 1148 ms returned sat
[2021-05-17 06:31:19] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:21] [INFO ] [Real]Absence check using state equation in 2158 ms returned sat
[2021-05-17 06:31:22] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 80 ms.
[2021-05-17 06:31:26] [INFO ] Added : 136 causal constraints over 28 iterations in 4025 ms. Result :sat
[2021-05-17 06:31:29] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 2883 ms returned sat
[2021-05-17 06:31:29] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:39] [INFO ] [Real]Absence check using state equation in 9141 ms returned sat
[2021-05-17 06:31:39] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 65 ms.
[2021-05-17 06:31:44] [INFO ] Added : 168 causal constraints over 34 iterations in 5150 ms. Result :sat
[2021-05-17 06:31:46] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 1641 ms returned sat
[2021-05-17 06:31:46] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:56] [INFO ] [Real]Absence check using state equation in 10208 ms returned unknown
[2021-05-17 06:31:58] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 891 ms returned sat
[2021-05-17 06:31:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:31:59] [INFO ] [Real]Absence check using state equation in 1160 ms returned sat
[2021-05-17 06:31:59] [INFO ] Solution in real domain found non-integer solution.
[2021-05-17 06:32:00] [INFO ] [Nat]Absence check using 0 positive and 3200 generalized place invariants in 679 ms returned sat
[2021-05-17 06:32:00] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-17 06:32:02] [INFO ] [Nat]Absence check using state equation in 1115 ms returned sat
[2021-05-17 06:32:02] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 88 ms.
[2021-05-17 06:32:06] [INFO ] Added : 137 causal constraints over 28 iterations in 4123 ms. Result :sat
[2021-05-17 06:32:07] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 865 ms returned sat
[2021-05-17 06:32:07] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:32:09] [INFO ] [Real]Absence check using state equation in 1407 ms returned sat
[2021-05-17 06:32:09] [INFO ] Solution in real domain found non-integer solution.
[2021-05-17 06:32:10] [INFO ] [Nat]Absence check using 0 positive and 3200 generalized place invariants in 692 ms returned sat
[2021-05-17 06:32:10] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-17 06:32:11] [INFO ] [Nat]Absence check using state equation in 1274 ms returned sat
[2021-05-17 06:32:11] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 69 ms.
[2021-05-17 06:32:13] [INFO ] Added : 78 causal constraints over 16 iterations in 1850 ms. Result :sat
[2021-05-17 06:32:14] [INFO ] [Real]Absence check using 0 positive and 3200 generalized place invariants in 808 ms returned sat
[2021-05-17 06:32:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-17 06:32:15] [INFO ] [Real]Absence check using state equation in 1196 ms returned sat
[2021-05-17 06:32:16] [INFO ] Computed and/alt/rep : 370/436/370 causal constraints (skipped 102 transitions) in 53 ms.
[2021-05-17 06:32:17] [INFO ] Added : 35 causal constraints over 7 iterations in 968 ms. Result :sat
Successfully simplified 2 atomic propositions for a total of 13 simplifications.
[2021-05-17 06:32:17] [INFO ] Initial state test concluded for 1 properties.
FORMULA QuasiCertifProtocol-COL-32-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(F(G(p0)))], workingDir=/home/mcc/execution]
Support contains 66 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 3701 transition count 504
Applied a total of 4 rules in 1125 ms. Remains 3701 /3703 variables (removed 2) and now considering 504/506 (removed 2) transitions.
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:32:19] [INFO ] Computed 3200 place invariants in 619 ms
[2021-05-17 06:32:19] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:32:19] [INFO ] Implicit Places using invariants in 1141 ms returned []
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:32:20] [INFO ] Computed 3200 place invariants in 520 ms
[2021-05-17 06:32:32] [INFO ] Implicit Places using invariants and state equation in 12577 ms returned []
Implicit Place search using SMT with State Equation took 13723 ms to find 0 implicit places.
[2021-05-17 06:32:32] [INFO ] Redundant transitions in 78 ms returned []
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:32:33] [INFO ] Computed 3200 place invariants in 608 ms
[2021-05-17 06:32:35] [INFO ] Dead Transitions using invariants and state equation in 3127 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3701/3703 places, 504/506 transitions.
Stuttering acceptance computed with spot in 766 ms :[(NOT p0)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-00 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 0}]], initial=0, aps=[p0:(AND (OR (LT s3450 1) (LT s3516 1)) (OR (LT s3461 1) (LT s3527 1)) (OR (LT s3455 1) (LT s3521 1)) (OR (LT s3439 1) (LT s3505 1)) (OR (LT s3440 1) (LT s3506 1)) (OR (LT s3445 1) (LT s3511 1)) (OR (LT s3434 1) (LT s3500 1)) (OR (LT s3465 1) (LT s3531 1)) (OR (LT s3457 1) (LT s3523 1)) (OR (LT s3449 1) (LT s3515 1)) (OR (LT s3441 1) (LT s3507 1)) (OR (LT s3444 1) (LT s3510 1)) (OR (LT s3433 1) (LT s3499 1)) (OR (LT s3436 1) (LT s3502 1)) (OR (LT s3456 1) (LT s3522 1)) (OR (LT s3460 1) (LT s3526 1)) (OR (LT s3464 1) (LT s3530 1)) (OR (LT s3448 1) (LT s3514 1)) (OR (LT s3452 1) (LT s3518 1)) (OR (LT s3458 1) (LT s3524 1)) (OR (LT s3463 1) (LT s3529 1)) (OR (LT s3447 1) (LT s3513 1)) (OR (LT s3453 1) (LT s3519 1)) (OR (LT s3437 1) (LT s3503 1)) (OR (LT s3442 1) (LT s3508 1)) (OR (LT s3462 1) (LT s3528 1)) (OR (LT s3446 1) (LT s3512 1)) (OR (LT s3454 1) (LT s3520 1)) (OR (LT s3459 1) (LT s3525 1)) (OR (LT s3451 1) (LT s3517 1)) (OR (LT s3438 1) (LT s3504 1)) (OR (LT s3443 1) (LT s3509 1)) (OR (LT s3435 1) (LT s3501 1)))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 2680 reset in 767 ms.
Product exploration explored 100000 steps with 2674 reset in 1086 ms.
Complete graph has no SCC; deadlocks are unavoidable. place count 3701 transition count 504
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(F (G p0)), p0]
Property proved to be true thanks to knowledge :(F (G p0))
FORMULA QuasiCertifProtocol-COL-32-00 TRUE TECHNIQUES STRUCTURAL INITIAL_STATE
Treatment of property QuasiCertifProtocol-COL-32-00 finished in 22236 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((p0 U (p1 U G(p2))))], workingDir=/home/mcc/execution]
Support contains 68 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 3702 transition count 505
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 3702 transition count 505
Applied a total of 3 rules in 912 ms. Remains 3702 /3703 variables (removed 1) and now considering 505/506 (removed 1) transitions.
// Phase 1: matrix 505 rows 3702 cols
[2021-05-17 06:32:40] [INFO ] Computed 3200 place invariants in 445 ms
[2021-05-17 06:32:41] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:32:43] [INFO ] Implicit Places using invariants in 3588 ms returned []
// Phase 1: matrix 505 rows 3702 cols
[2021-05-17 06:32:44] [INFO ] Computed 3200 place invariants in 518 ms
[2021-05-17 06:33:16] [INFO ] Performed 2643/3702 implicitness test of which 0 returned IMPLICIT in 30 seconds.
[2021-05-17 06:33:18] [INFO ] Implicit Places using invariants and state equation in 34647 ms returned []
Implicit Place search using SMT with State Equation took 38244 ms to find 0 implicit places.
[2021-05-17 06:33:18] [INFO ] Redundant transitions in 36 ms returned []
// Phase 1: matrix 505 rows 3702 cols
[2021-05-17 06:33:19] [INFO ] Computed 3200 place invariants in 638 ms
[2021-05-17 06:33:20] [INFO ] Dead Transitions using invariants and state equation in 1927 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3702/3703 places, 505/506 transitions.
Stuttering acceptance computed with spot in 268 ms :[(NOT p2), true, (NOT p2), (NOT p2)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-01 automaton TGBA [mat=[[{ cond=(AND (NOT p2) p0), acceptance={0} source=0 dest: 0}, { cond=(AND p2 p0), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p2) (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}, { cond=(AND p2 (NOT p1) (NOT p0)), acceptance={} source=0 dest: 2}, { cond=(AND p1 (NOT p0)), acceptance={} source=0 dest: 3}], [{ cond=true, acceptance={0} source=1 dest: 1}], [{ cond=(NOT p2), acceptance={} source=2 dest: 1}, { cond=p2, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(AND p2 (NOT p1)), acceptance={} source=3 dest: 2}, { cond=(AND (NOT p2) p1), acceptance={0} source=3 dest: 3}, { cond=(AND p2 p1), acceptance={} source=3 dest: 3}]], initial=0, aps=[p2:(OR (LT s3334 1) (LT s3335 1) (LT s3336 1) (LT s3337 1) (LT s3338 1) (LT s3339 1) (LT s3340 1) (LT s3341 1) (LT s3342 1) (LT s3343 1) (LT s3344 1) (LT s3345 1) (LT s3346 1) (LT s3347 1) (LT s3348 1) (LT s3349 1) (LT s3350 1) (LT s3351 1) (LT s3352 1) (LT s3353 1) (LT s3354 1) (LT s3355 1) (LT s3356 1) (LT s3357 1) (LT s3358 1) (LT s3359 1) (LT s3360 1) (LT s3361 1) (LT s3362 1) (LT s3363 1) (LT s3364 1) (LT s3365 1) (LT s3366 1) (LT s3698 1)), p0:(GEQ s3700 1), p1:(AND (GEQ s3400 1) (GEQ s3401 1) (GEQ s3402 1) (GEQ s3403 1) (GEQ s3404 1) (GEQ s3405 1) (GEQ s3406 1) (GEQ s3407 1) (GEQ s3408 1) (GEQ s3409 1) (GEQ s3410 1) (GEQ s3411 1) (GEQ s3412 1) (GEQ s3413 1) (GEQ s3414 1) (GEQ s3415 1) (GEQ s3416 1) (GEQ s3417 1) (GEQ s3418 1) (GEQ s3419 1) (GEQ s3420 1) (GEQ s3421 1) (GEQ s3422 1) (GEQ s3423 1) (GEQ s3424 1) (GEQ s3425 1) (GEQ s3426 1) (GEQ s3427 1) (GEQ s3428 1) (GEQ s3429 1) (GEQ s3430 1) (GEQ s3431 1) (GEQ s3432 1) (GEQ s3700 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null, null, null][true, true, true, true]]
Product exploration explored 100000 steps with 2679 reset in 417 ms.
Product exploration explored 100000 steps with 2676 reset in 308 ms.
Complete graph has no SCC; deadlocks are unavoidable. place count 3702 transition count 505
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(F (G p2)), (F (G (NOT p0))), (F (G (NOT p1))), p2, (NOT p0), (NOT p1)]
Stuttering acceptance computed with spot in 106 ms :[(NOT p2), true, (NOT p2), (NOT p2)]
Product exploration explored 100000 steps with 2674 reset in 284 ms.
Product exploration explored 100000 steps with 2676 reset in 283 ms.
[2021-05-17 06:33:23] [INFO ] Flatten gal took : 192 ms
[2021-05-17 06:33:23] [INFO ] Flatten gal took : 215 ms
[2021-05-17 06:33:24] [INFO ] Time to serialize gal into /tmp/LTL1240381613102591556.gal : 51 ms
[2021-05-17 06:33:24] [INFO ] Time to serialize properties into /tmp/LTL1373312003381664543.ltl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL1240381613102591556.gal, -t, CGAL, -LTL, /tmp/LTL1373312003381664543.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL1240381613102591556.gal -t CGAL -LTL /tmp/LTL1373312003381664543.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 1 LTL properties
Checking formula 0 : !((("(a1_0>=1)")U(("((((((((((((((((((((((((((((((((((n2_0>=1)&&(n2_1>=1))&&(n2_2>=1))&&(n2_3>=1))&&(n2_4>=1))&&(n2_5>=1))&&(n2_6>=1))&&(n2_7>=1))&&(n2_8>=1))&&(n2_9>=1))&&(n2_10>=1))&&(n2_11>=1))&&(n2_12>=1))&&(n2_13>=1))&&(n2_14>=1))&&(n2_15>=1))&&(n2_16>=1))&&(n2_17>=1))&&(n2_18>=1))&&(n2_19>=1))&&(n2_20>=1))&&(n2_21>=1))&&(n2_22>=1))&&(n2_23>=1))&&(n2_24>=1))&&(n2_25>=1))&&(n2_26>=1))&&(n2_27>=1))&&(n2_28>=1))&&(n2_29>=1))&&(n2_30>=1))&&(n2_31>=1))&&(n2_32>=1))&&(a1_0>=1))")U(G("((((((((((((((((((((((((((((((((((n4_0<1)||(n4_1<1))||(n4_2<1))||(n4_3<1))||(n4_4<1))||(n4_5<1))||(n4_6<1))||(n4_7<1))||(n4_8<1))||(n4_9<1))||(n4_10<1))||(n4_11<1))||(n4_12<1))||(n4_13<1))||(n4_14<1))||(n4_15<1))||(n4_16<1))||(n4_17<1))||(n4_18<1))||(n4_19<1))||(n4_20<1))||(n4_21<1))||(n4_22<1))||(n4_23<1))||(n4_24<1))||(n4_25<1))||(n4_26<1))||(n4_27<1))||(n4_28<1))||(n4_29<1))||(n4_30<1))||(n4_31<1))||(n4_32<1))||(a3_0<1))")))))
Formula 0 simplified : !("(a1_0>=1)" U ("((((((((((((((((((((((((((((((((((n2_0>=1)&&(n2_1>=1))&&(n2_2>=1))&&(n2_3>=1))&&(n2_4>=1))&&(n2_5>=1))&&(n2_6>=1))&&(n2_7>=1))&&(n2_8>=1))&&(n2_9>=1))&&(n2_10>=1))&&(n2_11>=1))&&(n2_12>=1))&&(n2_13>=1))&&(n2_14>=1))&&(n2_15>=1))&&(n2_16>=1))&&(n2_17>=1))&&(n2_18>=1))&&(n2_19>=1))&&(n2_20>=1))&&(n2_21>=1))&&(n2_22>=1))&&(n2_23>=1))&&(n2_24>=1))&&(n2_25>=1))&&(n2_26>=1))&&(n2_27>=1))&&(n2_28>=1))&&(n2_29>=1))&&(n2_30>=1))&&(n2_31>=1))&&(n2_32>=1))&&(a1_0>=1))" U G"((((((((((((((((((((((((((((((((((n4_0<1)||(n4_1<1))||(n4_2<1))||(n4_3<1))||(n4_4<1))||(n4_5<1))||(n4_6<1))||(n4_7<1))||(n4_8<1))||(n4_9<1))||(n4_10<1))||(n4_11<1))||(n4_12<1))||(n4_13<1))||(n4_14<1))||(n4_15<1))||(n4_16<1))||(n4_17<1))||(n4_18<1))||(n4_19<1))||(n4_20<1))||(n4_21<1))||(n4_22<1))||(n4_23<1))||(n4_24<1))||(n4_25<1))||(n4_26<1))||(n4_27<1))||(n4_28<1))||(n4_29<1))||(n4_30<1))||(n4_31<1))||(n4_32<1))||(a3_0<1))"))
Detected timeout of ITS tools.
[2021-05-17 06:33:39] [INFO ] Flatten gal took : 118 ms
[2021-05-17 06:33:39] [INFO ] Applying decomposition
[2021-05-17 06:33:39] [INFO ] Flatten gal took : 138 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph2509928625692000041.txt, -o, /tmp/graph2509928625692000041.bin, -w, /tmp/graph2509928625692000041.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph2509928625692000041.bin, -l, -1, -v, -w, /tmp/graph2509928625692000041.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-17 06:33:40] [INFO ] Decomposing Gal with order
[2021-05-17 06:33:40] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-17 06:33:41] [INFO ] Removed a total of 396 redundant transitions.
[2021-05-17 06:33:41] [INFO ] Flatten gal took : 808 ms
[2021-05-17 06:33:41] [INFO ] Fuse similar labels procedure discarded/fused a total of 134 labels/synchronizations in 288 ms.
[2021-05-17 06:33:41] [INFO ] Time to serialize gal into /tmp/LTL6632037390386937491.gal : 66 ms
[2021-05-17 06:33:41] [INFO ] Time to serialize properties into /tmp/LTL7382968485168217753.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL6632037390386937491.gal, -t, CGAL, -LTL, /tmp/LTL7382968485168217753.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL6632037390386937491.gal -t CGAL -LTL /tmp/LTL7382968485168217753.ltl -c -stutter-deadlock
Read 1 LTL properties
Checking formula 0 : !((("(i7.i1.u198.a1_0>=1)")U(("((((((((((((((((((((((((((((((((((i27.u72.n2_0>=1)&&(i20.u108.n2_1>=1))&&(i37.u109.n2_2>=1))&&(i28.u73.n2_3>=1))&&(i29.u111.n2_4>=1))&&(i13.u75.n2_5>=1))&&(i7.i1.u76.n2_6>=1))&&(i38.u77.n2_7>=1))&&(i39.u113.n2_8>=1))&&(i30.u96.n2_9>=1))&&(i31.u78.n2_10>=1))&&(i21.u97.n2_11>=1))&&(i14.u79.n2_12>=1))&&(i15.u80.n2_13>=1))&&(i32.u81.n2_14>=1))&&(i22.u118.n2_15>=1))&&(i16.u82.n2_16>=1))&&(i23.u83.n2_17>=1))&&(i24.u84.n2_18>=1))&&(i17.u119.n2_19>=1))&&(i25.u86.n2_20>=1))&&(i18.u87.n2_21>=1))&&(i40.u121.n2_22>=1))&&(i33.u88.n2_23>=1))&&(i34.u103.n2_24>=1))&&(i41.u89.n2_25>=1))&&(i12.u90.n2_26>=1))&&(i35.u104.n2_27>=1))&&(i36.u105.n2_28>=1))&&(i42.u91.n2_29>=1))&&(i26.u92.n2_30>=1))&&(i19.u126.n2_31>=1))&&(i43.u127.n2_32>=1))&&(i7.i1.u198.a1_0>=1))")U(G("((((((((((((((((((((((((((((((((((i27.u53.n4_0<1)||(i20.u54.n4_1<1))||(i37.u38.n4_2<1))||(i28.u55.n4_3<1))||(i29.u39.n4_4<1))||(i13.u40.n4_5<1))||(i7.i1.u41.n4_6<1))||(i38.u57.n4_7<1))||(i39.u58.n4_8<1))||(i30.u42.n4_9<1))||(i31.u59.n4_10<1))||(i21.u60.n4_11<1))||(i14.u43.n4_12<1))||(i15.u61.n4_13<1))||(i32.u44.n4_14<1))||(i22.u45.n4_15<1))||(i16.u46.n4_16<1))||(i23.u47.n4_17<1))||(i24.u48.n4_18<1))||(i17.u49.n4_19<1))||(i25.u62.n4_20<1))||(i18.u63.n4_21<1))||(i40.u64.n4_22<1))||(i33.u65.n4_23<1))||(i34.u50.n4_24<1))||(i41.u51.n4_25<1))||(i12.u66.n4_26<1))||(i35.u52.n4_27<1))||(i36.u67.n4_28<1))||(i42.u68.n4_29<1))||(i26.u69.n4_30<1))||(i19.u70.n4_31<1))||(i43.u71.n4_32<1))||(i7.i1.u197.a3_0<1))")))))
Formula 0 simplified : !("(i7.i1.u198.a1_0>=1)" U ("((((((((((((((((((((((((((((((((((i27.u72.n2_0>=1)&&(i20.u108.n2_1>=1))&&(i37.u109.n2_2>=1))&&(i28.u73.n2_3>=1))&&(i29.u111.n2_4>=1))&&(i13.u75.n2_5>=1))&&(i7.i1.u76.n2_6>=1))&&(i38.u77.n2_7>=1))&&(i39.u113.n2_8>=1))&&(i30.u96.n2_9>=1))&&(i31.u78.n2_10>=1))&&(i21.u97.n2_11>=1))&&(i14.u79.n2_12>=1))&&(i15.u80.n2_13>=1))&&(i32.u81.n2_14>=1))&&(i22.u118.n2_15>=1))&&(i16.u82.n2_16>=1))&&(i23.u83.n2_17>=1))&&(i24.u84.n2_18>=1))&&(i17.u119.n2_19>=1))&&(i25.u86.n2_20>=1))&&(i18.u87.n2_21>=1))&&(i40.u121.n2_22>=1))&&(i33.u88.n2_23>=1))&&(i34.u103.n2_24>=1))&&(i41.u89.n2_25>=1))&&(i12.u90.n2_26>=1))&&(i35.u104.n2_27>=1))&&(i36.u105.n2_28>=1))&&(i42.u91.n2_29>=1))&&(i26.u92.n2_30>=1))&&(i19.u126.n2_31>=1))&&(i43.u127.n2_32>=1))&&(i7.i1.u198.a1_0>=1))" U G"((((((((((((((((((((((((((((((((((i27.u53.n4_0<1)||(i20.u54.n4_1<1))||(i37.u38.n4_2<1))||(i28.u55.n4_3<1))||(i29.u39.n4_4<1))||(i13.u40.n4_5<1))||(i7.i1.u41.n4_6<1))||(i38.u57.n4_7<1))||(i39.u58.n4_8<1))||(i30.u42.n4_9<1))||(i31.u59.n4_10<1))||(i21.u60.n4_11<1))||(i14.u43.n4_12<1))||(i15.u61.n4_13<1))||(i32.u44.n4_14<1))||(i22.u45.n4_15<1))||(i16.u46.n4_16<1))||(i23.u47.n4_17<1))||(i24.u48.n4_18<1))||(i17.u49.n4_19<1))||(i25.u62.n4_20<1))||(i18.u63.n4_21<1))||(i40.u64.n4_22<1))||(i33.u65.n4_23<1))||(i34.u50.n4_24<1))||(i41.u51.n4_25<1))||(i12.u66.n4_26<1))||(i35.u52.n4_27<1))||(i36.u67.n4_28<1))||(i42.u68.n4_29<1))||(i26.u69.n4_30<1))||(i19.u70.n4_31<1))||(i43.u71.n4_32<1))||(i7.i1.u197.a3_0<1))"))
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin11363858623380094756
[2021-05-17 06:33:56] [INFO ] Built C files in 29ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin11363858623380094756
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin11363858623380094756]
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin11363858623380094756] killed by timeout after 1 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin11363858623380094756] killed by timeout after 1 SECONDS
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:79)
at java.base/java.lang.Thread.run(Thread.java:834)
Treatment of property QuasiCertifProtocol-COL-32-01 finished in 78511 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(X(F(p0))))], workingDir=/home/mcc/execution]
Support contains 1 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 434 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:33:59] [INFO ] Computed 3200 place invariants in 755 ms
[2021-05-17 06:34:17] [INFO ] Implicit Places using invariants in 19547 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:34:18] [INFO ] Computed 3200 place invariants in 493 ms
[2021-05-17 06:34:30] [INFO ] Implicit Places using invariants and state equation in 12757 ms returned []
Implicit Place search using SMT with State Equation took 32314 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:34:31] [INFO ] Computed 3200 place invariants in 491 ms
[2021-05-17 06:34:31] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:34:32] [INFO ] Dead Transitions using invariants and state equation in 1364 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 524 ms :[(NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-03 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={} source=2 dest: 1}]], initial=2, aps=[p0:(GEQ s3697 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Stuttering criterion allowed to conclude after 35 steps with 0 reset in 1 ms.
FORMULA QuasiCertifProtocol-COL-32-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-03 finished in 34682 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(G(p0)))], workingDir=/home/mcc/execution]
Support contains 1 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 320 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:34:33] [INFO ] Computed 3200 place invariants in 693 ms
[2021-05-17 06:34:44] [INFO ] Implicit Places using invariants in 11721 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:34:45] [INFO ] Computed 3200 place invariants in 511 ms
[2021-05-17 06:34:58] [INFO ] Implicit Places using invariants and state equation in 13312 ms returned []
Implicit Place search using SMT with State Equation took 25053 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:34:58] [INFO ] Computed 3200 place invariants in 388 ms
[2021-05-17 06:35:00] [INFO ] Dead Transitions using invariants and state equation in 2103 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 122 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-04 automaton TGBA [mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(GEQ s3700 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA QuasiCertifProtocol-COL-32-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-04 finished in 27639 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(F((p0&&(F(G((p1||F(!p2)))) U !p3))))], workingDir=/home/mcc/execution]
Support contains 135 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 3703 transition count 506
Applied a total of 1 rules in 770 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:01] [INFO ] Computed 3200 place invariants in 634 ms
[2021-05-17 06:35:08] [INFO ] Implicit Places using invariants in 7044 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:08] [INFO ] Computed 3200 place invariants in 609 ms
[2021-05-17 06:35:09] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:35:11] [INFO ] Implicit Places using invariants and state equation in 3782 ms returned []
Implicit Place search using SMT with State Equation took 10835 ms to find 0 implicit places.
[2021-05-17 06:35:11] [INFO ] Redundant transitions in 33 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:12] [INFO ] Computed 3200 place invariants in 537 ms
[2021-05-17 06:35:14] [INFO ] Dead Transitions using invariants and state equation in 2960 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 204 ms :[(OR (NOT p0) p3), (OR (AND (NOT p0) (NOT p1) p2) (AND (NOT p1) p2 p3)), (OR (AND (NOT p0) (NOT p1) p2) (AND (NOT p1) p2 p3)), p3]
Running random walk in product with property : QuasiCertifProtocol-COL-32-05 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=(AND p0 p3 (NOT p1) p2), acceptance={} source=0 dest: 1}, { cond=(AND p0 p3), acceptance={} source=0 dest: 2}, { cond=(AND p0 p3), acceptance={} source=0 dest: 3}], [{ cond=(OR (AND (NOT p0) (NOT p1) p2) (AND p3 (NOT p1) p2)), acceptance={0} source=1 dest: 1}, { cond=(OR (AND (NOT p0) p1 p2) (AND p3 p1 p2)), acceptance={} source=1 dest: 1}], [{ cond=(OR (AND (NOT p0) (NOT p1) p2) (AND p3 (NOT p1) p2)), acceptance={} source=2 dest: 1}, { cond=(OR (NOT p0) p3), acceptance={} source=2 dest: 2}], [{ cond=(AND p3 (NOT p1) p2), acceptance={} source=3 dest: 1}, { cond=p3, acceptance={} source=3 dest: 2}, { cond=p3, acceptance={0} source=3 dest: 3}]], initial=0, aps=[p0:(OR (AND (GEQ s0 1) (GEQ s3622 1)) (AND (GEQ s0 1) (GEQ s3623 1)) (AND (GEQ s0 1) (GEQ s3620 1)) (AND (GEQ s0 1) (GEQ s3621 1)) (AND (GEQ s0 1) (GEQ s3627 1)) (AND (GEQ s0 1) (GEQ s3626 1)) (AND (GEQ s0 1) (GEQ s3624 1)) (AND (GEQ s0 1) (GEQ s3625 1)) (AND (GEQ s0 1) (GEQ s3614 1)) (AND (GEQ s0 1) (GEQ s3615 1)) (AND (GEQ s0 1) (GEQ s3612 1)) (AND (GEQ s0 1) (GEQ s3613 1)) (AND (GEQ s0 1) (GEQ s3618 1)) (AND (GEQ s0 1) (GEQ s3619 1)) (AND (GEQ s0 1) (GEQ s3616 1)) (AND (GEQ s0 1) (GEQ s3617 1)) (AND (GEQ s0 1) (GEQ s3630 1)) (AND (GEQ s0 1) (GEQ s3629 1)) (AND (GEQ s0 1) (GEQ s3628 1)) (AND (GEQ s0 1) (GEQ s3606 1)) (AND (GEQ s0 1) (GEQ s3607 1)) (AND (GEQ s0 1) (GEQ s3604 1)) (AND (GEQ s0 1) (GEQ s3605 1)) (AND (GEQ s0 1) (GEQ s3610 1)) (AND (GEQ s0 1) (GEQ s3611 1)) (AND (GEQ s0 1) (GEQ s3608 1)) (AND (GEQ s0 1) (GEQ s3609 1)) (AND (GEQ s0 1) (GEQ s3598 1)) (AND (GEQ s0 1) (GEQ s3599 1)) (AND (GEQ s0 1) (GEQ s3602 1)) (AND (GEQ s0 1) (GEQ s3603 1)) (AND (GEQ s0 1) (GEQ s3600 1)) (AND (GEQ s0 1) (GEQ s3601 1))), p3:(AND (OR (LT s3450 1) (LT s3516 1)) (OR (LT s3461 1) (LT s3527 1)) (OR (LT s3455 1) (LT s3521 1)) (OR (LT s3439 1) (LT s3505 1)) (OR (LT s3440 1) (LT s3506 1)) (OR (LT s3445 1) (LT s3511 1)) (OR (LT s3434 1) (LT s3500 1)) (OR (LT s3465 1) (LT s3531 1)) (OR (LT s3457 1) (LT s3523 1)) (OR (LT s3449 1) (LT s3515 1)) (OR (LT s3441 1) (LT s3507 1)) (OR (LT s3444 1) (LT s3510 1)) (OR (LT s3433 1) (LT s3499 1)) (OR (LT s3436 1) (LT s3502 1)) (OR (LT s3456 1) (LT s3522 1)) (OR (LT s3460 1) (LT s3526 1)) (OR (LT s3464 1) (LT s3530 1)) (OR (LT s3448 1) (LT s3514 1)) (OR (LT s3452 1) (LT s3518 1)) (OR (LT s3458 1) (LT s3524 1)) (OR (LT s3463 1) (LT s3529 1)) (OR (LT s3447 1) (LT s3513 1)) (OR (LT s3453 1) (LT s3519 1)) (OR (LT s3437 1) (LT s3503 1)) (OR (LT s3442 1) (LT s3508 1)) (OR (LT s3462 1) (LT s3528 1)) (OR (LT s3446 1) (LT s3512 1)) (OR (LT s3454 1) (LT s3520 1)) (OR (LT s3459 1) (LT s3525 1)) (OR (LT s3451 1) (LT s3517 1)) (OR (LT s3438 1) (LT s3504 1)) (OR (LT s3443 1) (LT s3509 1)) (OR (LT s3435 1) (LT s3501 1))), p1:(GEQ s3698 1), p2:(OR (LT s3334 1) (LT s3335 1) (LT s3336 1) (LT s3337 1) (LT s3338 1) (LT s3339 1) (LT s3340 1) (LT s3341 1) (LT s3342 1) (LT s3343 1) (LT s3344 1) (LT s3345 1) (LT s3346 1) (LT s3347 1) (LT s3348 1) (LT s3349 1) (LT s3350 1) (LT s3351 1) (LT s3352 1) (LT s3353 1) (LT s3354 1) (LT s3355 1) (LT s3356 1) (LT s3357 1) (LT s3358 1) (LT s3359 1) (LT s3360 1) (LT s3361 1) (LT s3362 1) (LT s3363 1) (LT s3364 1) (LT s3365 1) (LT s3366 1) (LT s3699 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null][true, true, true, true]]
Stuttering criterion allowed to conclude after 40 steps with 0 reset in 1 ms.
FORMULA QuasiCertifProtocol-COL-32-05 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-05 finished in 14893 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((G(p0)&&(p1||X(G(p2))))))], workingDir=/home/mcc/execution]
Support contains 68 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 302 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:15] [INFO ] Computed 3200 place invariants in 477 ms
[2021-05-17 06:35:24] [INFO ] Implicit Places using invariants in 8938 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:24] [INFO ] Computed 3200 place invariants in 473 ms
[2021-05-17 06:35:38] [INFO ] Implicit Places using invariants and state equation in 13659 ms returned []
Implicit Place search using SMT with State Equation took 22653 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:38] [INFO ] Computed 3200 place invariants in 514 ms
[2021-05-17 06:35:40] [INFO ] Dead Transitions using invariants and state equation in 2032 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 211 ms :[(OR (NOT p0) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (NOT p2)), (OR (NOT p0) (AND (NOT p1) (NOT p2))), (NOT p0), true]
Running random walk in product with property : QuasiCertifProtocol-COL-32-06 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 2}], [{ cond=(AND p0 p2), acceptance={} source=1 dest: 1}, { cond=(OR (NOT p0) (NOT p2)), acceptance={} source=1 dest: 4}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 1}, { cond=(AND p0 p1), acceptance={} source=2 dest: 3}, { cond=(NOT p0), acceptance={} source=2 dest: 4}], [{ cond=p0, acceptance={} source=3 dest: 3}, { cond=(NOT p0), acceptance={} source=3 dest: 4}], [{ cond=true, acceptance={0} source=4 dest: 4}]], initial=0, aps=[p0:(LT s3702 1), p2:(OR (AND (GEQ s3318 1) (GEQ s3582 1)) (AND (GEQ s3313 1) (GEQ s3577 1)) (AND (GEQ s3329 1) (GEQ s3593 1)) (AND (GEQ s3328 1) (GEQ s3592 1)) (AND (GEQ s3324 1) (GEQ s3588 1)) (AND (GEQ s3308 1) (GEQ s3572 1)) (AND (GEQ s3312 1) (GEQ s3576 1)) (AND (GEQ s3302 1) (GEQ s3566 1)) (AND (GEQ s3301 1) (GEQ s3565 1)) (AND (GEQ s3317 1) (GEQ s3581 1)) (AND (GEQ s3309 1) (GEQ s3573 1)) (AND (GEQ s3325 1) (GEQ s3589 1)) (AND (GEQ s3333 1) (GEQ s3597 1)) (AND (GEQ s3305 1) (GEQ s3569 1)) (AND (GEQ s3326 1) (GEQ s3590 1)) (AND (GEQ s3321 1) (GEQ s3585 1)) (AND (GEQ s3310 1) (GEQ s3574 1)) (AND (GEQ s3331 1) (GEQ s3595 1)) (AND (GEQ s3332 1) (GEQ s3596 1)) (AND (GEQ s3316 1) (GEQ s3580 1)) (AND (GEQ s3320 1) (GEQ s3584 1)) (AND (GEQ s3304 1) (GEQ s3568 1)) (AND (GEQ s3306 1) (GEQ s3570 1)) (AND (GEQ s3330 1) (GEQ s3594 1)) (AND (GEQ s3322 1) (GEQ s3586 1)) (AND (GEQ s3314 1) (GEQ s3578 1)) (AND (GEQ s3327 1) (GEQ s3591 1)) (AND (GEQ s3303 1) (GEQ s3567 1)) (AND (GEQ s3319 1) (GEQ s3583 1)) (AND (GEQ s3323 1) (GEQ s3587 1)) (AND (GEQ s3307 1) (GEQ s3571 1)) (AND (GEQ s3311 1) (GEQ s3575 1)) (AND (GEQ s3315 1) (GEQ s3579 1))), p1:(AND (OR (LT s0 1) (LT s3574 1)) (OR (LT s0 1) (LT s3575 1)) (OR (LT s0 1) (LT s3572 1)) (OR (LT s0 1) (LT s3573 1)) (OR (LT s0 1) (LT s3578 1)) (OR (LT s0 1) (LT s3579 1)) (OR (LT s0 1) (LT s3576 1)) (OR (LT s0 1) (LT s3577 1)) (OR (LT s0 1) (LT s3566 1)) (OR (LT s0 1) (LT s3567 1)) (OR (LT s0 1) (LT s3565 1)) (OR (LT s0 1) (LT s3570 1)) (OR (LT s0 1) (LT s3571 1)) (OR (LT s0 1) (LT s3568 1)) (OR (LT s0 1) (LT s3569 1)) (OR (LT s0 1) (LT s3590 1)) (OR (LT s0 1) (LT s3591 1)) (OR (LT s0 1) (LT s3588 1)) (OR (LT s0 1) (LT s3589 1)) (OR (LT s0 1) (LT s3594 1)) (OR (LT s0 1) (LT s3595 1)) (OR (LT s0 1) (LT s3592 1)) (OR (LT s0 1) (LT s3593 1)) (OR (LT s0 1) (LT s3582 1)) (OR (LT s0 1) (LT s3583 1)) (OR (LT s0 1) (LT s3580 1)) (OR (LT s0 1) (LT s3581 1)) (OR (LT s0 1) (LT s3586 1)) (OR (LT s0 1) (LT s3587 1)) (OR (LT s0 1) (LT s3584 1)) (OR (LT s0 1) (LT s3585 1)) (OR (LT s0 1) (LT s3596 1)) (OR (LT s0 1) (LT s3597 1)))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA QuasiCertifProtocol-COL-32-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-06 finished in 25232 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((G(!p0) U p1)))], workingDir=/home/mcc/execution]
Support contains 35 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 276 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:41] [INFO ] Computed 3200 place invariants in 496 ms
[2021-05-17 06:35:47] [INFO ] Implicit Places using invariants in 6639 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:35:47] [INFO ] Computed 3200 place invariants in 530 ms
[2021-05-17 06:36:00] [INFO ] Implicit Places using invariants and state equation in 13335 ms returned []
Implicit Place search using SMT with State Equation took 19993 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:36:01] [INFO ] Computed 3200 place invariants in 626 ms
[2021-05-17 06:36:03] [INFO ] Dead Transitions using invariants and state equation in 2415 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 122 ms :[(NOT p1), (NOT p1), true, p0]
Running random walk in product with property : QuasiCertifProtocol-COL-32-08 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={0} source=1 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 3}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=p0, acceptance={} source=3 dest: 2}, { cond=(NOT p0), acceptance={} source=3 dest: 3}]], initial=0, aps=[p1:(AND (OR (LT s0 1) (LT s3466 1)) (OR (LT s0 1) (LT s3467 1)) (OR (LT s0 1) (LT s3468 1)) (OR (LT s0 1) (LT s3477 1)) (OR (LT s0 1) (LT s3478 1)) (OR (LT s0 1) (LT s3479 1)) (OR (LT s0 1) (LT s3480 1)) (OR (LT s0 1) (LT s3481 1)) (OR (LT s0 1) (LT s3482 1)) (OR (LT s0 1) (LT s3483 1)) (OR (LT s0 1) (LT s3484 1)) (OR (LT s0 1) (LT s3469 1)) (OR (LT s0 1) (LT s3470 1)) (OR (LT s0 1) (LT s3471 1)) (OR (LT s0 1) (LT s3472 1)) (OR (LT s0 1) (LT s3473 1)) (OR (LT s0 1) (LT s3474 1)) (OR (LT s0 1) (LT s3475 1)) (OR (LT s0 1) (LT s3476 1)) (OR (LT s0 1) (LT s3493 1)) (OR (LT s0 1) (LT s3494 1)) (OR (LT s0 1) (LT s3495 1)) (OR (LT s0 1) (LT s3496 1)) (OR (LT s0 1) (LT s3497 1)) (OR (LT s0 1) (LT s3498 1)) (OR (LT s0 1) (LT s3485 1)) (OR (LT s0 1) (LT s3486 1)) (OR (LT s0 1) (LT s3487 1)) (OR (LT s0 1) (LT s3488 1)) (OR (LT s0 1) (LT s3489 1)) (OR (LT s0 1) (LT s3490 1)) (OR (LT s0 1) (LT s3491 1)) (OR (LT s0 1) (LT s3492 1))), p0:(LT s3702 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 2446 ms.
Product exploration explored 100000 steps with 50000 reset in 2672 ms.
Complete graph has no SCC; deadlocks are unavoidable. place count 3703 transition count 506
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(F (G p1)), (F (G p0)), p1, (NOT p0)]
Stuttering acceptance computed with spot in 108 ms :[(NOT p1), (NOT p1), true, p0]
Product exploration explored 100000 steps with 50000 reset in 2774 ms.
Product exploration explored 100000 steps with 50000 reset in 2372 ms.
Applying partial POR strategy [false, true, true, true]
Stuttering acceptance computed with spot in 160 ms :[(NOT p1), (NOT p1), true, p0]
Support contains 35 out of 3703 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 2 places in 1 ms
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 3703 transition count 508
Deduced a syphon composed of 2 places in 2 ms
Applied a total of 2 rules in 915 ms. Remains 3703 /3703 variables (removed 0) and now considering 508/506 (removed -2) transitions.
[2021-05-17 06:36:16] [INFO ] Redundant transitions in 33 ms returned []
// Phase 1: matrix 508 rows 3703 cols
[2021-05-17 06:36:17] [INFO ] Computed 3200 place invariants in 700 ms
[2021-05-17 06:36:18] [INFO ] Dead Transitions using invariants and state equation in 2328 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 508/506 transitions.
Product exploration timeout after 94700 steps with 47350 reset in 10001 ms.
Product exploration explored 100000 steps with 50000 reset in 9778 ms.
[2021-05-17 06:36:38] [INFO ] Flatten gal took : 85 ms
[2021-05-17 06:36:38] [INFO ] Flatten gal took : 84 ms
[2021-05-17 06:36:38] [INFO ] Time to serialize gal into /tmp/LTL14116589885040726184.gal : 9 ms
[2021-05-17 06:36:38] [INFO ] Time to serialize properties into /tmp/LTL9730091720569733273.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL14116589885040726184.gal, -t, CGAL, -LTL, /tmp/LTL9730091720569733273.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL14116589885040726184.gal -t CGAL -LTL /tmp/LTL9730091720569733273.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 1 LTL properties
Checking formula 0 : !((X((G("(Astart_0>=1)"))U("((((((((((((((((((((((((((((((((((malicious_reservoir_0<1)||(c1_0<1))&&((malicious_reservoir_0<1)||(c1_1<1)))&&((malicious_reservoir_0<1)||(c1_2<1)))&&((malicious_reservoir_0<1)||(c1_11<1)))&&((malicious_reservoir_0<1)||(c1_12<1)))&&((malicious_reservoir_0<1)||(c1_13<1)))&&((malicious_reservoir_0<1)||(c1_14<1)))&&((malicious_reservoir_0<1)||(c1_15<1)))&&((malicious_reservoir_0<1)||(c1_16<1)))&&((malicious_reservoir_0<1)||(c1_17<1)))&&((malicious_reservoir_0<1)||(c1_18<1)))&&((malicious_reservoir_0<1)||(c1_3<1)))&&((malicious_reservoir_0<1)||(c1_4<1)))&&((malicious_reservoir_0<1)||(c1_5<1)))&&((malicious_reservoir_0<1)||(c1_6<1)))&&((malicious_reservoir_0<1)||(c1_7<1)))&&((malicious_reservoir_0<1)||(c1_8<1)))&&((malicious_reservoir_0<1)||(c1_9<1)))&&((malicious_reservoir_0<1)||(c1_10<1)))&&((malicious_reservoir_0<1)||(c1_27<1)))&&((malicious_reservoir_0<1)||(c1_28<1)))&&((malicious_reservoir_0<1)||(c1_29<1)))&&((malicious_reservoir_0<1)||(c1_30<1)))&&((malicious_reservoir_0<1)||(c1_31<1)))&&((malicious_reservoir_0<1)||(c1_32<1)))&&((malicious_reservoir_0<1)||(c1_19<1)))&&((malicious_reservoir_0<1)||(c1_20<1)))&&((malicious_reservoir_0<1)||(c1_21<1)))&&((malicious_reservoir_0<1)||(c1_22<1)))&&((malicious_reservoir_0<1)||(c1_23<1)))&&((malicious_reservoir_0<1)||(c1_24<1)))&&((malicious_reservoir_0<1)||(c1_25<1)))&&((malicious_reservoir_0<1)||(c1_26<1)))"))))
Formula 0 simplified : !X(G"(Astart_0>=1)" U "((((((((((((((((((((((((((((((((((malicious_reservoir_0<1)||(c1_0<1))&&((malicious_reservoir_0<1)||(c1_1<1)))&&((malicious_reservoir_0<1)||(c1_2<1)))&&((malicious_reservoir_0<1)||(c1_11<1)))&&((malicious_reservoir_0<1)||(c1_12<1)))&&((malicious_reservoir_0<1)||(c1_13<1)))&&((malicious_reservoir_0<1)||(c1_14<1)))&&((malicious_reservoir_0<1)||(c1_15<1)))&&((malicious_reservoir_0<1)||(c1_16<1)))&&((malicious_reservoir_0<1)||(c1_17<1)))&&((malicious_reservoir_0<1)||(c1_18<1)))&&((malicious_reservoir_0<1)||(c1_3<1)))&&((malicious_reservoir_0<1)||(c1_4<1)))&&((malicious_reservoir_0<1)||(c1_5<1)))&&((malicious_reservoir_0<1)||(c1_6<1)))&&((malicious_reservoir_0<1)||(c1_7<1)))&&((malicious_reservoir_0<1)||(c1_8<1)))&&((malicious_reservoir_0<1)||(c1_9<1)))&&((malicious_reservoir_0<1)||(c1_10<1)))&&((malicious_reservoir_0<1)||(c1_27<1)))&&((malicious_reservoir_0<1)||(c1_28<1)))&&((malicious_reservoir_0<1)||(c1_29<1)))&&((malicious_reservoir_0<1)||(c1_30<1)))&&((malicious_reservoir_0<1)||(c1_31<1)))&&((malicious_reservoir_0<1)||(c1_32<1)))&&((malicious_reservoir_0<1)||(c1_19<1)))&&((malicious_reservoir_0<1)||(c1_20<1)))&&((malicious_reservoir_0<1)||(c1_21<1)))&&((malicious_reservoir_0<1)||(c1_22<1)))&&((malicious_reservoir_0<1)||(c1_23<1)))&&((malicious_reservoir_0<1)||(c1_24<1)))&&((malicious_reservoir_0<1)||(c1_25<1)))&&((malicious_reservoir_0<1)||(c1_26<1)))")
Detected timeout of ITS tools.
[2021-05-17 06:36:53] [INFO ] Flatten gal took : 137 ms
[2021-05-17 06:36:53] [INFO ] Applying decomposition
[2021-05-17 06:36:54] [INFO ] Flatten gal took : 108 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph6941123498796860299.txt, -o, /tmp/graph6941123498796860299.bin, -w, /tmp/graph6941123498796860299.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph6941123498796860299.bin, -l, -1, -v, -w, /tmp/graph6941123498796860299.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-17 06:36:54] [INFO ] Decomposing Gal with order
[2021-05-17 06:36:54] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-17 06:36:54] [INFO ] Removed a total of 329 redundant transitions.
[2021-05-17 06:36:55] [INFO ] Flatten gal took : 404 ms
[2021-05-17 06:36:55] [INFO ] Fuse similar labels procedure discarded/fused a total of 180 labels/synchronizations in 101 ms.
[2021-05-17 06:36:55] [INFO ] Time to serialize gal into /tmp/LTL5257418518695335991.gal : 32 ms
[2021-05-17 06:36:55] [INFO ] Time to serialize properties into /tmp/LTL7361393916689704645.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL5257418518695335991.gal, -t, CGAL, -LTL, /tmp/LTL7361393916689704645.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL5257418518695335991.gal -t CGAL -LTL /tmp/LTL7361393916689704645.ltl -c -stutter-deadlock
Read 1 LTL properties
Checking formula 0 : !((X((G("(i14.u196.Astart_0>=1)"))U("((((((((((((((((((((((((((((((((((u0.malicious_reservoir_0<1)||(i20.i0.u36.c1_0<1))&&((u0.malicious_reservoir_0<1)||(i35.i0.u41.c1_1<1)))&&((u0.malicious_reservoir_0<1)||(i10.u138.c1_2<1)))&&((u0.malicious_reservoir_0<1)||(i34.i0.u26.c1_11<1)))&&((u0.malicious_reservoir_0<1)||(i14.u159.c1_12<1)))&&((u0.malicious_reservoir_0<1)||(i8.i0.u30.c1_13<1)))&&((u0.malicious_reservoir_0<1)||(i18.u154.c1_14<1)))&&((u0.malicious_reservoir_0<1)||(i28.u39.c1_15<1)))&&((u0.malicious_reservoir_0<1)||(i27.i0.u38.c1_16<1)))&&((u0.malicious_reservoir_0<1)||(i29.i0.u145.c1_17<1)))&&((u0.malicious_reservoir_0<1)||(i4.i0.u153.c1_18<1)))&&((u0.malicious_reservoir_0<1)||(i30.i0.u146.c1_3<1)))&&((u0.malicious_reservoir_0<1)||(i7.i0.u142.c1_4<1)))&&((u0.malicious_reservoir_0<1)||(i2.i0.u136.c1_5<1)))&&((u0.malicious_reservoir_0<1)||(i31.i0.u151.c1_6<1)))&&((u0.malicious_reservoir_0<1)||(i16.i0.u149.c1_7<1)))&&((u0.malicious_reservoir_0<1)||(i5.i1.u160.c1_8<1)))&&((u0.malicious_reservoir_0<1)||(i23.u148.c1_9<1)))&&((u0.malicious_reservoir_0<1)||(i11.i0.u157.c1_10<1)))&&((u0.malicious_reservoir_0<1)||(i26.u33.c1_27<1)))&&((u0.malicious_reservoir_0<1)||(i19.i0.u156.c1_28<1)))&&((u0.malicious_reservoir_0<1)||(i1.i0.u139.c1_29<1)))&&((u0.malicious_reservoir_0<1)||(i24.i1.u152.c1_30<1)))&&((u0.malicious_reservoir_0<1)||(i3.i0.u144.c1_31<1)))&&((u0.malicious_reservoir_0<1)||(i38.i1.u141.c1_32<1)))&&((u0.malicious_reservoir_0<1)||(i33.i1.u147.c1_19<1)))&&((u0.malicious_reservoir_0<1)||(i6.i0.u140.c1_20<1)))&&((u0.malicious_reservoir_0<1)||(i32.i0.u40.c1_21<1)))&&((u0.malicious_reservoir_0<1)||(i21.u158.c1_22<1)))&&((u0.malicious_reservoir_0<1)||(i15.i0.u23.c1_23<1)))&&((u0.malicious_reservoir_0<1)||(i17.u150.c1_24<1)))&&((u0.malicious_reservoir_0<1)||(i22.u143.c1_25<1)))&&((u0.malicious_reservoir_0<1)||(i25.i1.u155.c1_26<1)))"))))
Formula 0 simplified : !X(G"(i14.u196.Astart_0>=1)" U "((((((((((((((((((((((((((((((((((u0.malicious_reservoir_0<1)||(i20.i0.u36.c1_0<1))&&((u0.malicious_reservoir_0<1)||(i35.i0.u41.c1_1<1)))&&((u0.malicious_reservoir_0<1)||(i10.u138.c1_2<1)))&&((u0.malicious_reservoir_0<1)||(i34.i0.u26.c1_11<1)))&&((u0.malicious_reservoir_0<1)||(i14.u159.c1_12<1)))&&((u0.malicious_reservoir_0<1)||(i8.i0.u30.c1_13<1)))&&((u0.malicious_reservoir_0<1)||(i18.u154.c1_14<1)))&&((u0.malicious_reservoir_0<1)||(i28.u39.c1_15<1)))&&((u0.malicious_reservoir_0<1)||(i27.i0.u38.c1_16<1)))&&((u0.malicious_reservoir_0<1)||(i29.i0.u145.c1_17<1)))&&((u0.malicious_reservoir_0<1)||(i4.i0.u153.c1_18<1)))&&((u0.malicious_reservoir_0<1)||(i30.i0.u146.c1_3<1)))&&((u0.malicious_reservoir_0<1)||(i7.i0.u142.c1_4<1)))&&((u0.malicious_reservoir_0<1)||(i2.i0.u136.c1_5<1)))&&((u0.malicious_reservoir_0<1)||(i31.i0.u151.c1_6<1)))&&((u0.malicious_reservoir_0<1)||(i16.i0.u149.c1_7<1)))&&((u0.malicious_reservoir_0<1)||(i5.i1.u160.c1_8<1)))&&((u0.malicious_reservoir_0<1)||(i23.u148.c1_9<1)))&&((u0.malicious_reservoir_0<1)||(i11.i0.u157.c1_10<1)))&&((u0.malicious_reservoir_0<1)||(i26.u33.c1_27<1)))&&((u0.malicious_reservoir_0<1)||(i19.i0.u156.c1_28<1)))&&((u0.malicious_reservoir_0<1)||(i1.i0.u139.c1_29<1)))&&((u0.malicious_reservoir_0<1)||(i24.i1.u152.c1_30<1)))&&((u0.malicious_reservoir_0<1)||(i3.i0.u144.c1_31<1)))&&((u0.malicious_reservoir_0<1)||(i38.i1.u141.c1_32<1)))&&((u0.malicious_reservoir_0<1)||(i33.i1.u147.c1_19<1)))&&((u0.malicious_reservoir_0<1)||(i6.i0.u140.c1_20<1)))&&((u0.malicious_reservoir_0<1)||(i32.i0.u40.c1_21<1)))&&((u0.malicious_reservoir_0<1)||(i21.u158.c1_22<1)))&&((u0.malicious_reservoir_0<1)||(i15.i0.u23.c1_23<1)))&&((u0.malicious_reservoir_0<1)||(i17.u150.c1_24<1)))&&((u0.malicious_reservoir_0<1)||(i22.u143.c1_25<1)))&&((u0.malicious_reservoir_0<1)||(i25.i1.u155.c1_26<1)))")
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin12145823247383498202
[2021-05-17 06:37:10] [INFO ] Built C files in 89ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin12145823247383498202
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin12145823247383498202]
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin12145823247383498202] killed by timeout after 1 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin12145823247383498202] killed by timeout after 1 SECONDS
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:79)
at java.base/java.lang.Thread.run(Thread.java:834)
Treatment of property QuasiCertifProtocol-COL-32-08 finished in 90989 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((p0 U p1)))], workingDir=/home/mcc/execution]
Support contains 1156 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 195 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:12] [INFO ] Computed 3200 place invariants in 606 ms
[2021-05-17 06:37:12] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:37:15] [INFO ] Implicit Places using invariants in 4330 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:16] [INFO ] Computed 3200 place invariants in 472 ms
[2021-05-17 06:37:17] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:37:17] [INFO ] Implicit Places using invariants and state equation in 1192 ms returned []
Implicit Place search using SMT with State Equation took 5546 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:17] [INFO ] Computed 3200 place invariants in 781 ms
[2021-05-17 06:37:20] [INFO ] Dead Transitions using invariants and state equation in 3033 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 133 ms :[(NOT p1), (NOT p1), true]
Running random walk in product with property : QuasiCertifProtocol-COL-32-09 automaton TGBA [mat=[[{ cond=(AND (NOT p1) p0), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={0} source=2 dest: 2}]], initial=1, aps=[p1:(AND (OR (AND (GEQ s0 1) (GEQ s3622 1)) (AND (GEQ s0 1) (GEQ s3623 1)) (AND (GEQ s0 1) (GEQ s3620 1)) (AND (GEQ s0 1) (GEQ s3621 1)) (AND (GEQ s0 1) (GEQ s3627 1)) (AND (GEQ s0 1) (GEQ s3626 1)) (AND (GEQ s0 1) (GEQ s3624 1)) (AND (GEQ s0 1) (GEQ s3625 1)) (AND (GEQ s0 1) (GEQ s3614 1)) (AND (GEQ s0 1) (GEQ s3615 1)) (AND (GEQ s0 1) (GEQ s3612 1)) (AND (GEQ s0 1) (GEQ s3613 1)) (AND (GEQ s0 1) (GEQ s3618 1)) (AND (GEQ s0 1) (GEQ s3619 1)) (AND (GEQ s0 1) (GEQ s3616 1)) (AND (GEQ s0 1) (GEQ s3617 1)) (AND (GEQ s0 1) (GEQ s3630 1)) (AND (GEQ s0 1) (GEQ s3629 1)) (AND (GEQ s0 1) (GEQ s3628 1)) (AND (GEQ s0 1) (GEQ s3606 1)) (AND (GEQ s0 1) (GEQ s3607 1)) (AND (GEQ s0 1) (GEQ s3604 1)) (AND (GEQ s0 1) (GEQ s3605 1)) (AND (GEQ s0 1) (GEQ s3610 1)) (AND (GEQ s0 1) (GEQ s3611 1)) (AND (GEQ s0 1) (GEQ s3608 1)) (AND (GEQ s0 1) (GEQ s3609 1)) (AND (GEQ s0 1) (GEQ s3598 1)) (AND (GEQ s0 1) (GEQ s3599 1)) (AND (GEQ s0 1) (GEQ s3602 1)) (AND (GEQ s0 1) (GEQ s3603 1)) (AND (GEQ s0 1) (GEQ s3600 1)) (AND (GEQ s0 1) (GEQ s3601 1))) (OR (AND (GEQ s21 1) (GEQ s54 1) (GEQ s87 1) (GEQ s120 1) (GEQ s153 1) (GEQ s186 1) (GEQ s219 1) (GEQ s252 1) (GEQ s285 1) (GEQ s318 1) (GEQ s351 1) (GEQ s384 1) (GEQ s417 1) (GEQ s450 1) (GEQ s483 1) (GEQ s516 1) (GEQ s549 1) (GEQ s582 1) (GEQ s615 1) (GEQ s648 1) (GEQ s681 1) (GEQ s714 1) (GEQ s747 1) (GEQ s780 1) (GEQ s813 1) (GEQ s846 1) (GEQ s879 1) (GEQ s912 1) (GEQ s945 1) (GEQ s978 1) (GEQ s1011 1) (GEQ s1044 1) (GEQ s1077 1) (GEQ s3486 1)) (AND (GEQ s30 1) (GEQ s63 1) (GEQ s96 1) (GEQ s129 1) (GEQ s162 1) (GEQ s195 1) (GEQ s228 1) (GEQ s261 1) (GEQ s294 1) (GEQ s327 1) (GEQ s360 1) (GEQ s393 1) (GEQ s426 1) (GEQ s459 1) (GEQ s492 1) (GEQ s525 1) (GEQ s558 1) (GEQ s591 1) (GEQ s624 1) (GEQ s657 1) (GEQ s690 1) (GEQ s723 1) (GEQ s756 1) (GEQ s789 1) (GEQ s822 1) (GEQ s855 1) (GEQ s888 1) (GEQ s921 1) (GEQ s954 1) (GEQ s987 1) (GEQ s1020 1) (GEQ s1053 1) (GEQ s1086 1) (GEQ s3495 1)) (AND (GEQ s7 1) (GEQ s40 1) (GEQ s73 1) (GEQ s106 1) (GEQ s139 1) (GEQ s172 1) (GEQ s205 1) (GEQ s238 1) (GEQ s271 1) (GEQ s304 1) (GEQ s337 1) (GEQ s370 1) (GEQ s403 1) (GEQ s436 1) (GEQ s469 1) (GEQ s502 1) (GEQ s535 1) (GEQ s568 1) (GEQ s601 1) (GEQ s634 1) (GEQ s667 1) (GEQ s700 1) (GEQ s733 1) (GEQ s766 1) (GEQ s799 1) (GEQ s832 1) (GEQ s865 1) (GEQ s898 1) (GEQ s931 1) (GEQ s964 1) (GEQ s997 1) (GEQ s1030 1) (GEQ s1063 1) (GEQ s3472 1)) (AND (GEQ s16 1) (GEQ s49 1) (GEQ s82 1) (GEQ s115 1) (GEQ s148 1) (GEQ s181 1) (GEQ s214 1) (GEQ s247 1) (GEQ s280 1) (GEQ s313 1) (GEQ s346 1) (GEQ s379 1) (GEQ s412 1) (GEQ s445 1) (GEQ s478 1) (GEQ s511 1) (GEQ s544 1) (GEQ s577 1) (GEQ s610 1) (GEQ s643 1) (GEQ s676 1) (GEQ s709 1) (GEQ s742 1) (GEQ s775 1) (GEQ s808 1) (GEQ s841 1) (GEQ s874 1) (GEQ s907 1) (GEQ s940 1) (GEQ s973 1) (GEQ s1006 1) (GEQ s1039 1) (GEQ s1072 1) (GEQ s3481 1)) (AND (GEQ s26 1) (GEQ s59 1) (GEQ s92 1) (GEQ s125 1) (GEQ s158 1) (GEQ s191 1) (GEQ s224 1) (GEQ s257 1) (GEQ s290 1) (GEQ s323 1) (GEQ s356 1) (GEQ s389 1) (GEQ s422 1) (GEQ s455 1) (GEQ s488 1) (GEQ s521 1) (GEQ s554 1) (GEQ s587 1) (GEQ s620 1) (GEQ s653 1) (GEQ s686 1) (GEQ s719 1) (GEQ s752 1) (GEQ s785 1) (GEQ s818 1) (GEQ s851 1) (GEQ s884 1) (GEQ s917 1) (GEQ s950 1) (GEQ s983 1) (GEQ s1016 1) (GEQ s1049 1) (GEQ s1082 1) (GEQ s3491 1)) (AND (GEQ s3 1) (GEQ s36 1) (GEQ s69 1) (GEQ s102 1) (GEQ s135 1) (GEQ s168 1) (GEQ s201 1) (GEQ s234 1) (GEQ s267 1) (GEQ s300 1) (GEQ s333 1) (GEQ s366 1) (GEQ s399 1) (GEQ s432 1) (GEQ s465 1) (GEQ s498 1) (GEQ s531 1) (GEQ s564 1) (GEQ s597 1) (GEQ s630 1) (GEQ s663 1) (GEQ s696 1) (GEQ s729 1) (GEQ s762 1) (GEQ s795 1) (GEQ s828 1) (GEQ s861 1) (GEQ s894 1) (GEQ s927 1) (GEQ s960 1) (GEQ s993 1) (GEQ s1026 1) (GEQ s1059 1) (GEQ s3468 1)) (AND (GEQ s12 1) (GEQ s45 1) (GEQ s78 1) (GEQ s111 1) (GEQ s144 1) (GEQ s177 1) (GEQ s210 1) (GEQ s243 1) (GEQ s276 1) (GEQ s309 1) (GEQ s342 1) (GEQ s375 1) (GEQ s408 1) (GEQ s441 1) (GEQ s474 1) (GEQ s507 1) (GEQ s540 1) (GEQ s573 1) (GEQ s606 1) (GEQ s639 1) (GEQ s672 1) (GEQ s705 1) (GEQ s738 1) (GEQ s771 1) (GEQ s804 1) (GEQ s837 1) (GEQ s870 1) (GEQ s903 1) (GEQ s936 1) (GEQ s969 1) (GEQ s1002 1) (GEQ s1035 1) (GEQ s1068 1) (GEQ s3477 1)) (AND (GEQ s17 1) (GEQ s50 1) (GEQ s83 1) (GEQ s116 1) (GEQ s149 1) (GEQ s182 1) (GEQ s215 1) (GEQ s248 1) (GEQ s281 1) (GEQ s314 1) (GEQ s347 1) (GEQ s380 1) (GEQ s413 1) (GEQ s446 1) (GEQ s479 1) (GEQ s512 1) (GEQ s545 1) (GEQ s578 1) (GEQ s611 1) (GEQ s644 1) (GEQ s677 1) (GEQ s710 1) (GEQ s743 1) (GEQ s776 1) (GEQ s809 1) (GEQ s842 1) (GEQ s875 1) (GEQ s908 1) (GEQ s941 1) (GEQ s974 1) (GEQ s1007 1) (GEQ s1040 1) (GEQ s1073 1) (GEQ s3482 1)) (AND (GEQ s22 1) (GEQ s55 1) (GEQ s88 1) (GEQ s121 1) (GEQ s154 1) (GEQ s187 1) (GEQ s220 1) (GEQ s253 1) (GEQ s286 1) (GEQ s319 1) (GEQ s352 1) (GEQ s385 1) (GEQ s418 1) (GEQ s451 1) (GEQ s484 1) (GEQ s517 1) (GEQ s550 1) (GEQ s583 1) (GEQ s616 1) (GEQ s649 1) (GEQ s682 1) (GEQ s715 1) (GEQ s748 1) (GEQ s781 1) (GEQ s814 1) (GEQ s847 1) (GEQ s880 1) (GEQ s913 1) (GEQ s946 1) (GEQ s979 1) (GEQ s1012 1) (GEQ s1045 1) (GEQ s1078 1) (GEQ s3487 1)) (AND (GEQ s29 1) (GEQ s62 1) (GEQ s95 1) (GEQ s128 1) (GEQ s161 1) (GEQ s194 1) (GEQ s227 1) (GEQ s260 1) (GEQ s293 1) (GEQ s326 1) (GEQ s359 1) (GEQ s392 1) (GEQ s425 1) (GEQ s458 1) (GEQ s491 1) (GEQ s524 1) (GEQ s557 1) (GEQ s590 1) (GEQ s623 1) (GEQ s656 1) (GEQ s689 1) (GEQ s722 1) (GEQ s755 1) (GEQ s788 1) (GEQ s821 1) (GEQ s854 1) (GEQ s887 1) (GEQ s920 1) (GEQ s953 1) (GEQ s986 1) (GEQ s1019 1) (GEQ s1052 1) (GEQ s1085 1) (GEQ s3494 1)) (AND (GEQ s8 1) (GEQ s41 1) (GEQ s74 1) (GEQ s107 1) (GEQ s140 1) (GEQ s173 1) (GEQ s206 1) (GEQ s239 1) (GEQ s272 1) (GEQ s305 1) (GEQ s338 1) (GEQ s371 1) (GEQ s404 1) (GEQ s437 1) (GEQ s470 1) (GEQ s503 1) (GEQ s536 1) (GEQ s569 1) (GEQ s602 1) (GEQ s635 1) (GEQ s668 1) (GEQ s701 1) (GEQ s734 1) (GEQ s767 1) (GEQ s800 1) (GEQ s833 1) (GEQ s866 1) (GEQ s899 1) (GEQ s932 1) (GEQ s965 1) (GEQ s998 1) (GEQ s1031 1) (GEQ s1064 1) (GEQ s3473 1)) (AND (GEQ s15 1) (GEQ s48 1) (GEQ s81 1) (GEQ s114 1) (GEQ s147 1) (GEQ s180 1) (GEQ s213 1) (GEQ s246 1) (GEQ s279 1) (GEQ s312 1) (GEQ s345 1) (GEQ s378 1) (GEQ s411 1) (GEQ s444 1) (GEQ s477 1) (GEQ s510 1) (GEQ s543 1) (GEQ s576 1) (GEQ s609 1) (GEQ s642 1) (GEQ s675 1) (GEQ s708 1) (GEQ s741 1) (GEQ s774 1) (GEQ s807 1) (GEQ s840 1) (GEQ s873 1) (GEQ s906 1) (GEQ s939 1) (GEQ s972 1) (GEQ s1005 1) (GEQ s1038 1) (GEQ s1071 1) (GEQ s3480 1)) (AND (GEQ s4 1) (GEQ s37 1) (GEQ s70 1) (GEQ s103 1) (GEQ s136 1) (GEQ s169 1) (GEQ s202 1) (GEQ s235 1) (GEQ s268 1) (GEQ s301 1) (GEQ s334 1) (GEQ s367 1) (GEQ s400 1) (GEQ s433 1) (GEQ s466 1) (GEQ s499 1) (GEQ s532 1) (GEQ s565 1) (GEQ s598 1) (GEQ s631 1) (GEQ s664 1) (GEQ s697 1) (GEQ s730 1) (GEQ s763 1) (GEQ s796 1) (GEQ s829 1) (GEQ s862 1) (GEQ s895 1) (GEQ s928 1) (GEQ s961 1) (GEQ s994 1) (GEQ s1027 1) (GEQ s1060 1) (GEQ s3469 1)) (AND (GEQ s11 1) (GEQ s44 1) (GEQ s77 1) (GEQ s110 1) (GEQ s143 1) (GEQ s176 1) (GEQ s209 1) (GEQ s242 1) (GEQ s275 1) (GEQ s308 1) (GEQ s341 1) (GEQ s374 1) (GEQ s407 1) (GEQ s440 1) (GEQ s473 1) (GEQ s506 1) (GEQ s539 1) (GEQ s572 1) (GEQ s605 1) (GEQ s638 1) (GEQ s671 1) (GEQ s704 1) (GEQ s737 1) (GEQ s770 1) (GEQ s803 1) (GEQ s836 1) (GEQ s869 1) (GEQ s902 1) (GEQ s935 1) (GEQ s968 1) (GEQ s1001 1) (GEQ s1034 1) (GEQ s1067 1) (GEQ s3476 1)) (AND (GEQ s18 1) (GEQ s51 1) (GEQ s84 1) (GEQ s117 1) (GEQ s150 1) (GEQ s183 1) (GEQ s216 1) (GEQ s249 1) (GEQ s282 1) (GEQ s315 1) (GEQ s348 1) (GEQ s381 1) (GEQ s414 1) (GEQ s447 1) (GEQ s480 1) (GEQ s513 1) (GEQ s546 1) (GEQ s579 1) (GEQ s612 1) (GEQ s645 1) (GEQ s678 1) (GEQ s711 1) (GEQ s744 1) (GEQ s777 1) (GEQ s810 1) (GEQ s843 1) (GEQ s876 1) (GEQ s909 1) (GEQ s942 1) (GEQ s975 1) (GEQ s1008 1) (GEQ s1041 1) (GEQ s1074 1) (GEQ s3483 1)) (AND (GEQ s25 1) (GEQ s58 1) (GEQ s91 1) (GEQ s124 1) (GEQ s157 1) (GEQ s190 1) (GEQ s223 1) (GEQ s256 1) (GEQ s289 1) (GEQ s322 1) (GEQ s355 1) (GEQ s388 1) (GEQ s421 1) (GEQ s454 1) (GEQ s487 1) (GEQ s520 1) (GEQ s553 1) (GEQ s586 1) (GEQ s619 1) (GEQ s652 1) (GEQ s685 1) (GEQ s718 1) (GEQ s751 1) (GEQ s784 1) (GEQ s817 1) (GEQ s850 1) (GEQ s883 1) (GEQ s916 1) (GEQ s949 1) (GEQ s982 1) (GEQ s1015 1) (GEQ s1048 1) (GEQ s1081 1) (GEQ s3490 1)) (AND (GEQ s5 1) (GEQ s38 1) (GEQ s71 1) (GEQ s104 1) (GEQ s137 1) (GEQ s170 1) (GEQ s203 1) (GEQ s236 1) (GEQ s269 1) (GEQ s302 1) (GEQ s335 1) (GEQ s368 1) (GEQ s401 1) (GEQ s434 1) (GEQ s467 1) (GEQ s500 1) (GEQ s533 1) (GEQ s566 1) (GEQ s599 1) (GEQ s632 1) (GEQ s665 1) (GEQ s698 1) (GEQ s731 1) (GEQ s764 1) (GEQ s797 1) (GEQ s830 1) (GEQ s863 1) (GEQ s896 1) (GEQ s929 1) (GEQ s962 1) (GEQ s995 1) (GEQ s1028 1) (GEQ s1061 1) (GEQ s3470 1)) (AND (GEQ s14 1) (GEQ s47 1) (GEQ s80 1) (GEQ s113 1) (GEQ s146 1) (GEQ s179 1) (GEQ s212 1) (GEQ s245 1) (GEQ s278 1) (GEQ s311 1) (GEQ s344 1) (GEQ s377 1) (GEQ s410 1) (GEQ s443 1) (GEQ s476 1) (GEQ s509 1) (GEQ s542 1) (GEQ s575 1) (GEQ s608 1) (GEQ s641 1) (GEQ s674 1) (GEQ s707 1) (GEQ s740 1) (GEQ s773 1) (GEQ s806 1) (GEQ s839 1) (GEQ s872 1) (GEQ s905 1) (GEQ s938 1) (GEQ s971 1) (GEQ s1004 1) (GEQ s1037 1) (GEQ s1070 1) (GEQ s3479 1)) (AND (GEQ s23 1) (GEQ s56 1) (GEQ s89 1) (GEQ s122 1) (GEQ s155 1) (GEQ s188 1) (GEQ s221 1) (GEQ s254 1) (GEQ s287 1) (GEQ s320 1) (GEQ s353 1) (GEQ s386 1) (GEQ s419 1) (GEQ s452 1) (GEQ s485 1) (GEQ s518 1) (GEQ s551 1) (GEQ s584 1) (GEQ s617 1) (GEQ s650 1) (GEQ s683 1) (GEQ s716 1) (GEQ s749 1) (GEQ s782 1) (GEQ s815 1) (GEQ s848 1) (GEQ s881 1) (GEQ s914 1) (GEQ s947 1) (GEQ s980 1) (GEQ s1013 1) (GEQ s1046 1) (GEQ s1079 1) (GEQ s3488 1)) (AND (GEQ s32 1) (GEQ s65 1) (GEQ s98 1) (GEQ s131 1) (GEQ s164 1) (GEQ s197 1) (GEQ s230 1) (GEQ s263 1) (GEQ s296 1) (GEQ s329 1) (GEQ s362 1) (GEQ s395 1) (GEQ s428 1) (GEQ s461 1) (GEQ s494 1) (GEQ s527 1) (GEQ s560 1) (GEQ s593 1) (GEQ s626 1) (GEQ s659 1) (GEQ s692 1) (GEQ s725 1) (GEQ s758 1) (GEQ s791 1) (GEQ s824 1) (GEQ s857 1) (GEQ s890 1) (GEQ s923 1) (GEQ s956 1) (GEQ s989 1) (GEQ s1022 1) (GEQ s1055 1) (GEQ s1088 1) (GEQ s3497 1)) (AND (GEQ s33 1) (GEQ s66 1) (GEQ s99 1) (GEQ s132 1) (GEQ s165 1) (GEQ s198 1) (GEQ s231 1) (GEQ s264 1) (GEQ s297 1) (GEQ s330 1) (GEQ s363 1) (GEQ s396 1) (GEQ s429 1) (GEQ s462 1) (GEQ s495 1) (GEQ s528 1) (GEQ s561 1) (GEQ s594 1) (GEQ s627 1) (GEQ s660 1) (GEQ s693 1) (GEQ s726 1) (GEQ s759 1) (GEQ s792 1) (GEQ s825 1) (GEQ s858 1) (GEQ s891 1) (GEQ s924 1) (GEQ s957 1) (GEQ s990 1) (GEQ s1023 1) (GEQ s1056 1) (GEQ s1089 1) (GEQ s3498 1)) (AND (GEQ s1 1) (GEQ s34 1) (GEQ s67 1) (GEQ s100 1) (GEQ s133 1) (GEQ s166 1) (GEQ s199 1) (GEQ s232 1) (GEQ s265 1) (GEQ s298 1) (GEQ s331 1) (GEQ s364 1) (GEQ s397 1) (GEQ s430 1) (GEQ s463 1) (GEQ s496 1) (GEQ s529 1) (GEQ s562 1) (GEQ s595 1) (GEQ s628 1) (GEQ s661 1) (GEQ s694 1) (GEQ s727 1) (GEQ s760 1) (GEQ s793 1) (GEQ s826 1) (GEQ s859 1) (GEQ s892 1) (GEQ s925 1) (GEQ s958 1) (GEQ s991 1) (GEQ s1024 1) (GEQ s1057 1) (GEQ s3466 1)) (AND (GEQ s10 1) (GEQ s43 1) (GEQ s76 1) (GEQ s109 1) (GEQ s142 1) (GEQ s175 1) (GEQ s208 1) (GEQ s241 1) (GEQ s274 1) (GEQ s307 1) (GEQ s340 1) (GEQ s373 1) (GEQ s406 1) (GEQ s439 1) (GEQ s472 1) (GEQ s505 1) (GEQ s538 1) (GEQ s571 1) (GEQ s604 1) (GEQ s637 1) (GEQ s670 1) (GEQ s703 1) (GEQ s736 1) (GEQ s769 1) (GEQ s802 1) (GEQ s835 1) (GEQ s868 1) (GEQ s901 1) (GEQ s934 1) (GEQ s967 1) (GEQ s1000 1) (GEQ s1033 1) (GEQ s1066 1) (GEQ s3475 1)) (AND (GEQ s19 1) (GEQ s52 1) (GEQ s85 1) (GEQ s118 1) (GEQ s151 1) (GEQ s184 1) (GEQ s217 1) (GEQ s250 1) (GEQ s283 1) (GEQ s316 1) (GEQ s349 1) (GEQ s382 1) (GEQ s415 1) (GEQ s448 1) (GEQ s481 1) (GEQ s514 1) (GEQ s547 1) (GEQ s580 1) (GEQ s613 1) (GEQ s646 1) (GEQ s679 1) (GEQ s712 1) (GEQ s745 1) (GEQ s778 1) (GEQ s811 1) (GEQ s844 1) (GEQ s877 1) (GEQ s910 1) (GEQ s943 1) (GEQ s976 1) (GEQ s1009 1) (GEQ s1042 1) (GEQ s1075 1) (GEQ s3484 1)) (AND (GEQ s28 1) (GEQ s61 1) (GEQ s94 1) (GEQ s127 1) (GEQ s160 1) (GEQ s193 1) (GEQ s226 1) (GEQ s259 1) (GEQ s292 1) (GEQ s325 1) (GEQ s358 1) (GEQ s391 1) (GEQ s424 1) (GEQ s457 1) (GEQ s490 1) (GEQ s523 1) (GEQ s556 1) (GEQ s589 1) (GEQ s622 1) (GEQ s655 1) (GEQ s688 1) (GEQ s721 1) (GEQ s754 1) (GEQ s787 1) (GEQ s820 1) (GEQ s853 1) (GEQ s886 1) (GEQ s919 1) (GEQ s952 1) (GEQ s985 1) (GEQ s1018 1) (GEQ s1051 1) (GEQ s1084 1) (GEQ s3493 1)) (AND (GEQ s13 1) (GEQ s46 1) (GEQ s79 1) (GEQ s112 1) (GEQ s145 1) (GEQ s178 1) (GEQ s211 1) (GEQ s244 1) (GEQ s277 1) (GEQ s310 1) (GEQ s343 1) (GEQ s376 1) (GEQ s409 1) (GEQ s442 1) (GEQ s475 1) (GEQ s508 1) (GEQ s541 1) (GEQ s574 1) (GEQ s607 1) (GEQ s640 1) (GEQ s673 1) (GEQ s706 1) (GEQ s739 1) (GEQ s772 1) (GEQ s805 1) (GEQ s838 1) (GEQ s871 1) (GEQ s904 1) (GEQ s937 1) (GEQ s970 1) (GEQ s1003 1) (GEQ s1036 1) (GEQ s1069 1) (GEQ s3478 1)) (AND (GEQ s31 1) (GEQ s64 1) (GEQ s97 1) (GEQ s130 1) (GEQ s163 1) (GEQ s196 1) (GEQ s229 1) (GEQ s262 1) (GEQ s295 1) (GEQ s328 1) (GEQ s361 1) (GEQ s394 1) (GEQ s427 1) (GEQ s460 1) (GEQ s493 1) (GEQ s526 1) (GEQ s559 1) (GEQ s592 1) (GEQ s625 1) (GEQ s658 1) (GEQ s691 1) (GEQ s724 1) (GEQ s757 1) (GEQ s790 1) (GEQ s823 1) (GEQ s856 1) (GEQ s889 1) (GEQ s922 1) (GEQ s955 1) (GEQ s988 1) (GEQ s1021 1) (GEQ s1054 1) (GEQ s1087 1) (GEQ s3496 1)) (AND (GEQ s6 1) (GEQ s39 1) (GEQ s72 1) (GEQ s105 1) (GEQ s138 1) (GEQ s171 1) (GEQ s204 1) (GEQ s237 1) (GEQ s270 1) (GEQ s303 1) (GEQ s336 1) (GEQ s369 1) (GEQ s402 1) (GEQ s435 1) (GEQ s468 1) (GEQ s501 1) (GEQ s534 1) (GEQ s567 1) (GEQ s600 1) (GEQ s633 1) (GEQ s666 1) (GEQ s699 1) (GEQ s732 1) (GEQ s765 1) (GEQ s798 1) (GEQ s831 1) (GEQ s864 1) (GEQ s897 1) (GEQ s930 1) (GEQ s963 1) (GEQ s996 1) (GEQ s1029 1) (GEQ s1062 1) (GEQ s3471 1)) (AND (GEQ s24 1) (GEQ s57 1) (GEQ s90 1) (GEQ s123 1) (GEQ s156 1) (GEQ s189 1) (GEQ s222 1) (GEQ s255 1) (GEQ s288 1) (GEQ s321 1) (GEQ s354 1) (GEQ s387 1) (GEQ s420 1) (GEQ s453 1) (GEQ s486 1) (GEQ s519 1) (GEQ s552 1) (GEQ s585 1) (GEQ s618 1) (GEQ s651 1) (GEQ s684 1) (GEQ s717 1) (GEQ s750 1) (GEQ s783 1) (GEQ s816 1) (GEQ s849 1) (GEQ s882 1) (GEQ s915 1) (GEQ s948 1) (GEQ s981 1) (GEQ s1014 1) (GEQ s1047 1) (GEQ s1080 1) (GEQ s3489 1)) (AND (GEQ s2 1) (GEQ s35 1) (GEQ s68 1) (GEQ s101 1) (GEQ s134 1) (GEQ s167 1) (GEQ s200 1) (GEQ s233 1) (GEQ s266 1) (GEQ s299 1) (GEQ s332 1) (GEQ s365 1) (GEQ s398 1) (GEQ s431 1) (GEQ s464 1) (GEQ s497 1) (GEQ s530 1) (GEQ s563 1) (GEQ s596 1) (GEQ s629 1) (GEQ s662 1) (GEQ s695 1) (GEQ s728 1) (GEQ s761 1) (GEQ s794 1) (GEQ s827 1) (GEQ s860 1) (GEQ s893 1) (GEQ s926 1) (GEQ s959 1) (GEQ s992 1) (GEQ s1025 1) (GEQ s1058 1) (GEQ s3467 1)) (AND (GEQ s9 1) (GEQ s42 1) (GEQ s75 1) (GEQ s108 1) (GEQ s141 1) (GEQ s174 1) (GEQ s207 1) (GEQ s240 1) (GEQ s273 1) (GEQ s306 1) (GEQ s339 1) (GEQ s372 1) (GEQ s405 1) (GEQ s438 1) (GEQ s471 1) (GEQ s504 1) (GEQ s537 1) (GEQ s570 1) (GEQ s603 1) (GEQ s636 1) (GEQ s669 1) (GEQ s702 1) (GEQ s735 1) (GEQ s768 1) (GEQ s801 1) (GEQ s834 1) (GEQ s867 1) (GEQ s900 1) (GEQ s933 1) (GEQ s966 1) (GEQ s999 1) (GEQ s1032 1) (GEQ s1065 1) (GEQ s3474 1)) (AND (GEQ s20 1) (GEQ s53 1) (GEQ s86 1) (GEQ s119 1) (GEQ s152 1) (GEQ s185 1) (GEQ s218 1) (GEQ s251 1) (GEQ s284 1) (GEQ s317 1) (GEQ s350 1) (GEQ s383 1) (GEQ s416 1) (GEQ s449 1) (GEQ s482 1) (GEQ s515 1) (GEQ s548 1) (GEQ s581 1) (GEQ s614 1) (GEQ s647 1) (GEQ s680 1) (GEQ s713 1) (GEQ s746 1) (GEQ s779 1) (GEQ s812 1) (GEQ s845 1) (GEQ s878 1) (GEQ s911 1) (GEQ s944 1) (GEQ s977 1) (GEQ s1010 1) (GEQ s1043 1) (GEQ s1076 1) (GEQ s3485 1)) (AND (GEQ s27 1) (GEQ s60 1) (GEQ s93 1) (GEQ s126 1) (GEQ s159 1) (GEQ s192 1) (GEQ s225 1) (GEQ s258 1) (GEQ s291 1) (GEQ s324 1) (GEQ s357 1) (GEQ s390 1) (GEQ s423 1) (GEQ s456 1) (GEQ s489 1) (GEQ s522 1) (GEQ s555 1) (GEQ s588 1) (GEQ s621 1) (GEQ s654 1) (GEQ s687 1) (GEQ s720 1) (GEQ s753 1) (GEQ s786 1) (GEQ s819 1) (GEQ s852 1) (GEQ s885 1) (GEQ s918 1) (GEQ s951 1) (GEQ s984 1) (GEQ s1017 1) (GEQ s1050 1) (GEQ s1083 1) (GEQ s3492 1)))), p0:(OR (AND (GEQ s21 1) (GEQ s54 1) (GEQ s87 1) (GEQ s120 1) (GEQ s153 1) (GEQ s186 1) (GEQ s219 1) (GEQ s252 1) (GEQ s285 1) (GEQ s318 1) (GEQ s351 1) (GEQ s384 1) (GEQ s417 1) (GEQ s450 1) (GEQ s483 1) (GEQ s516 1) (GEQ s549 1) (GEQ s582 1) (GEQ s615 1) (GEQ s648 1) (GEQ s681 1) (GEQ s714 1) (GEQ s747 1) (GEQ s780 1) (GEQ s813 1) (GEQ s846 1) (GEQ s879 1) (GEQ s912 1) (GEQ s945 1) (GEQ s978 1) (GEQ s1011 1) (GEQ s1044 1) (GEQ s1077 1) (GEQ s3486 1)) (AND (GEQ s30 1) (GEQ s63 1) (GEQ s96 1) (GEQ s129 1) (GEQ s162 1) (GEQ s195 1) (GEQ s228 1) (GEQ s261 1) (GEQ s294 1) (GEQ s327 1) (GEQ s360 1) (GEQ s393 1) (GEQ s426 1) (GEQ s459 1) (GEQ s492 1) (GEQ s525 1) (GEQ s558 1) (GEQ s591 1) (GEQ s624 1) (GEQ s657 1) (GEQ s690 1) (GEQ s723 1) (GEQ s756 1) (GEQ s789 1) (GEQ s822 1) (GEQ s855 1) (GEQ s888 1) (GEQ s921 1) (GEQ s954 1) (GEQ s987 1) (GEQ s1020 1) (GEQ s1053 1) (GEQ s1086 1) (GEQ s3495 1)) (AND (GEQ s7 1) (GEQ s40 1) (GEQ s73 1) (GEQ s106 1) (GEQ s139 1) (GEQ s172 1) (GEQ s205 1) (GEQ s238 1) (GEQ s271 1) (GEQ s304 1) (GEQ s337 1) (GEQ s370 1) (GEQ s403 1) (GEQ s436 1) (GEQ s469 1) (GEQ s502 1) (GEQ s535 1) (GEQ s568 1) (GEQ s601 1) (GEQ s634 1) (GEQ s667 1) (GEQ s700 1) (GEQ s733 1) (GEQ s766 1) (GEQ s799 1) (GEQ s832 1) (GEQ s865 1) (GEQ s898 1) (GEQ s931 1) (GEQ s964 1) (GEQ s997 1) (GEQ s1030 1) (GEQ s1063 1) (GEQ s3472 1)) (AND (GEQ s16 1) (GEQ s49 1) (GEQ s82 1) (GEQ s115 1) (GEQ s148 1) (GEQ s181 1) (GEQ s214 1) (GEQ s247 1) (GEQ s280 1) (GEQ s313 1) (GEQ s346 1) (GEQ s379 1) (GEQ s412 1) (GEQ s445 1) (GEQ s478 1) (GEQ s511 1) (GEQ s544 1) (GEQ s577 1) (GEQ s610 1) (GEQ s643 1) (GEQ s676 1) (GEQ s709 1) (GEQ s742 1) (GEQ s775 1) (GEQ s808 1) (GEQ s841 1) (GEQ s874 1) (GEQ s907 1) (GEQ s940 1) (GEQ s973 1) (GEQ s1006 1) (GEQ s1039 1) (GEQ s1072 1) (GEQ s3481 1)) (AND (GEQ s26 1) (GEQ s59 1) (GEQ s92 1) (GEQ s125 1) (GEQ s158 1) (GEQ s191 1) (GEQ s224 1) (GEQ s257 1) (GEQ s290 1) (GEQ s323 1) (GEQ s356 1) (GEQ s389 1) (GEQ s422 1) (GEQ s455 1) (GEQ s488 1) (GEQ s521 1) (GEQ s554 1) (GEQ s587 1) (GEQ s620 1) (GEQ s653 1) (GEQ s686 1) (GEQ s719 1) (GEQ s752 1) (GEQ s785 1) (GEQ s818 1) (GEQ s851 1) (GEQ s884 1) (GEQ s917 1) (GEQ s950 1) (GEQ s983 1) (GEQ s1016 1) (GEQ s1049 1) (GEQ s1082 1) (GEQ s3491 1)) (AND (GEQ s3 1) (GEQ s36 1) (GEQ s69 1) (GEQ s102 1) (GEQ s135 1) (GEQ s168 1) (GEQ s201 1) (GEQ s234 1) (GEQ s267 1) (GEQ s300 1) (GEQ s333 1) (GEQ s366 1) (GEQ s399 1) (GEQ s432 1) (GEQ s465 1) (GEQ s498 1) (GEQ s531 1) (GEQ s564 1) (GEQ s597 1) (GEQ s630 1) (GEQ s663 1) (GEQ s696 1) (GEQ s729 1) (GEQ s762 1) (GEQ s795 1) (GEQ s828 1) (GEQ s861 1) (GEQ s894 1) (GEQ s927 1) (GEQ s960 1) (GEQ s993 1) (GEQ s1026 1) (GEQ s1059 1) (GEQ s3468 1)) (AND (GEQ s12 1) (GEQ s45 1) (GEQ s78 1) (GEQ s111 1) (GEQ s144 1) (GEQ s177 1) (GEQ s210 1) (GEQ s243 1) (GEQ s276 1) (GEQ s309 1) (GEQ s342 1) (GEQ s375 1) (GEQ s408 1) (GEQ s441 1) (GEQ s474 1) (GEQ s507 1) (GEQ s540 1) (GEQ s573 1) (GEQ s606 1) (GEQ s639 1) (GEQ s672 1) (GEQ s705 1) (GEQ s738 1) (GEQ s771 1) (GEQ s804 1) (GEQ s837 1) (GEQ s870 1) (GEQ s903 1) (GEQ s936 1) (GEQ s969 1) (GEQ s1002 1) (GEQ s1035 1) (GEQ s1068 1) (GEQ s3477 1)) (AND (GEQ s17 1) (GEQ s50 1) (GEQ s83 1) (GEQ s116 1) (GEQ s149 1) (GEQ s182 1) (GEQ s215 1) (GEQ s248 1) (GEQ s281 1) (GEQ s314 1) (GEQ s347 1) (GEQ s380 1) (GEQ s413 1) (GEQ s446 1) (GEQ s479 1) (GEQ s512 1) (GEQ s545 1) (GEQ s578 1) (GEQ s611 1) (GEQ s644 1) (GEQ s677 1) (GEQ s710 1) (GEQ s743 1) (GEQ s776 1) (GEQ s809 1) (GEQ s842 1) (GEQ s875 1) (GEQ s908 1) (GEQ s941 1) (GEQ s974 1) (GEQ s1007 1) (GEQ s1040 1) (GEQ s1073 1) (GEQ s3482 1)) (AND (GEQ s22 1) (GEQ s55 1) (GEQ s88 1) (GEQ s121 1) (GEQ s154 1) (GEQ s187 1) (GEQ s220 1) (GEQ s253 1) (GEQ s286 1) (GEQ s319 1) (GEQ s352 1) (GEQ s385 1) (GEQ s418 1) (GEQ s451 1) (GEQ s484 1) (GEQ s517 1) (GEQ s550 1) (GEQ s583 1) (GEQ s616 1) (GEQ s649 1) (GEQ s682 1) (GEQ s715 1) (GEQ s748 1) (GEQ s781 1) (GEQ s814 1) (GEQ s847 1) (GEQ s880 1) (GEQ s913 1) (GEQ s946 1) (GEQ s979 1) (GEQ s1012 1) (GEQ s1045 1) (GEQ s1078 1) (GEQ s3487 1)) (AND (GEQ s29 1) (GEQ s62 1) (GEQ s95 1) (GEQ s128 1) (GEQ s161 1) (GEQ s194 1) (GEQ s227 1) (GEQ s260 1) (GEQ s293 1) (GEQ s326 1) (GEQ s359 1) (GEQ s392 1) (GEQ s425 1) (GEQ s458 1) (GEQ s491 1) (GEQ s524 1) (GEQ s557 1) (GEQ s590 1) (GEQ s623 1) (GEQ s656 1) (GEQ s689 1) (GEQ s722 1) (GEQ s755 1) (GEQ s788 1) (GEQ s821 1) (GEQ s854 1) (GEQ s887 1) (GEQ s920 1) (GEQ s953 1) (GEQ s986 1) (GEQ s1019 1) (GEQ s1052 1) (GEQ s1085 1) (GEQ s3494 1)) (AND (GEQ s8 1) (GEQ s41 1) (GEQ s74 1) (GEQ s107 1) (GEQ s140 1) (GEQ s173 1) (GEQ s206 1) (GEQ s239 1) (GEQ s272 1) (GEQ s305 1) (GEQ s338 1) (GEQ s371 1) (GEQ s404 1) (GEQ s437 1) (GEQ s470 1) (GEQ s503 1) (GEQ s536 1) (GEQ s569 1) (GEQ s602 1) (GEQ s635 1) (GEQ s668 1) (GEQ s701 1) (GEQ s734 1) (GEQ s767 1) (GEQ s800 1) (GEQ s833 1) (GEQ s866 1) (GEQ s899 1) (GEQ s932 1) (GEQ s965 1) (GEQ s998 1) (GEQ s1031 1) (GEQ s1064 1) (GEQ s3473 1)) (AND (GEQ s15 1) (GEQ s48 1) (GEQ s81 1) (GEQ s114 1) (GEQ s147 1) (GEQ s180 1) (GEQ s213 1) (GEQ s246 1) (GEQ s279 1) (GEQ s312 1) (GEQ s345 1) (GEQ s378 1) (GEQ s411 1) (GEQ s444 1) (GEQ s477 1) (GEQ s510 1) (GEQ s543 1) (GEQ s576 1) (GEQ s609 1) (GEQ s642 1) (GEQ s675 1) (GEQ s708 1) (GEQ s741 1) (GEQ s774 1) (GEQ s807 1) (GEQ s840 1) (GEQ s873 1) (GEQ s906 1) (GEQ s939 1) (GEQ s972 1) (GEQ s1005 1) (GEQ s1038 1) (GEQ s1071 1) (GEQ s3480 1)) (AND (GEQ s4 1) (GEQ s37 1) (GEQ s70 1) (GEQ s103 1) (GEQ s136 1) (GEQ s169 1) (GEQ s202 1) (GEQ s235 1) (GEQ s268 1) (GEQ s301 1) (GEQ s334 1) (GEQ s367 1) (GEQ s400 1) (GEQ s433 1) (GEQ s466 1) (GEQ s499 1) (GEQ s532 1) (GEQ s565 1) (GEQ s598 1) (GEQ s631 1) (GEQ s664 1) (GEQ s697 1) (GEQ s730 1) (GEQ s763 1) (GEQ s796 1) (GEQ s829 1) (GEQ s862 1) (GEQ s895 1) (GEQ s928 1) (GEQ s961 1) (GEQ s994 1) (GEQ s1027 1) (GEQ s1060 1) (GEQ s3469 1)) (AND (GEQ s11 1) (GEQ s44 1) (GEQ s77 1) (GEQ s110 1) (GEQ s143 1) (GEQ s176 1) (GEQ s209 1) (GEQ s242 1) (GEQ s275 1) (GEQ s308 1) (GEQ s341 1) (GEQ s374 1) (GEQ s407 1) (GEQ s440 1) (GEQ s473 1) (GEQ s506 1) (GEQ s539 1) (GEQ s572 1) (GEQ s605 1) (GEQ s638 1) (GEQ s671 1) (GEQ s704 1) (GEQ s737 1) (GEQ s770 1) (GEQ s803 1) (GEQ s836 1) (GEQ s869 1) (GEQ s902 1) (GEQ s935 1) (GEQ s968 1) (GEQ s1001 1) (GEQ s1034 1) (GEQ s1067 1) (GEQ s3476 1)) (AND (GEQ s18 1) (GEQ s51 1) (GEQ s84 1) (GEQ s117 1) (GEQ s150 1) (GEQ s183 1) (GEQ s216 1) (GEQ s249 1) (GEQ s282 1) (GEQ s315 1) (GEQ s348 1) (GEQ s381 1) (GEQ s414 1) (GEQ s447 1) (GEQ s480 1) (GEQ s513 1) (GEQ s546 1) (GEQ s579 1) (GEQ s612 1) (GEQ s645 1) (GEQ s678 1) (GEQ s711 1) (GEQ s744 1) (GEQ s777 1) (GEQ s810 1) (GEQ s843 1) (GEQ s876 1) (GEQ s909 1) (GEQ s942 1) (GEQ s975 1) (GEQ s1008 1) (GEQ s1041 1) (GEQ s1074 1) (GEQ s3483 1)) (AND (GEQ s25 1) (GEQ s58 1) (GEQ s91 1) (GEQ s124 1) (GEQ s157 1) (GEQ s190 1) (GEQ s223 1) (GEQ s256 1) (GEQ s289 1) (GEQ s322 1) (GEQ s355 1) (GEQ s388 1) (GEQ s421 1) (GEQ s454 1) (GEQ s487 1) (GEQ s520 1) (GEQ s553 1) (GEQ s586 1) (GEQ s619 1) (GEQ s652 1) (GEQ s685 1) (GEQ s718 1) (GEQ s751 1) (GEQ s784 1) (GEQ s817 1) (GEQ s850 1) (GEQ s883 1) (GEQ s916 1) (GEQ s949 1) (GEQ s982 1) (GEQ s1015 1) (GEQ s1048 1) (GEQ s1081 1) (GEQ s3490 1)) (AND (GEQ s5 1) (GEQ s38 1) (GEQ s71 1) (GEQ s104 1) (GEQ s137 1) (GEQ s170 1) (GEQ s203 1) (GEQ s236 1) (GEQ s269 1) (GEQ s302 1) (GEQ s335 1) (GEQ s368 1) (GEQ s401 1) (GEQ s434 1) (GEQ s467 1) (GEQ s500 1) (GEQ s533 1) (GEQ s566 1) (GEQ s599 1) (GEQ s632 1) (GEQ s665 1) (GEQ s698 1) (GEQ s731 1) (GEQ s764 1) (GEQ s797 1) (GEQ s830 1) (GEQ s863 1) (GEQ s896 1) (GEQ s929 1) (GEQ s962 1) (GEQ s995 1) (GEQ s1028 1) (GEQ s1061 1) (GEQ s3470 1)) (AND (GEQ s14 1) (GEQ s47 1) (GEQ s80 1) (GEQ s113 1) (GEQ s146 1) (GEQ s179 1) (GEQ s212 1) (GEQ s245 1) (GEQ s278 1) (GEQ s311 1) (GEQ s344 1) (GEQ s377 1) (GEQ s410 1) (GEQ s443 1) (GEQ s476 1) (GEQ s509 1) (GEQ s542 1) (GEQ s575 1) (GEQ s608 1) (GEQ s641 1) (GEQ s674 1) (GEQ s707 1) (GEQ s740 1) (GEQ s773 1) (GEQ s806 1) (GEQ s839 1) (GEQ s872 1) (GEQ s905 1) (GEQ s938 1) (GEQ s971 1) (GEQ s1004 1) (GEQ s1037 1) (GEQ s1070 1) (GEQ s3479 1)) (AND (GEQ s23 1) (GEQ s56 1) (GEQ s89 1) (GEQ s122 1) (GEQ s155 1) (GEQ s188 1) (GEQ s221 1) (GEQ s254 1) (GEQ s287 1) (GEQ s320 1) (GEQ s353 1) (GEQ s386 1) (GEQ s419 1) (GEQ s452 1) (GEQ s485 1) (GEQ s518 1) (GEQ s551 1) (GEQ s584 1) (GEQ s617 1) (GEQ s650 1) (GEQ s683 1) (GEQ s716 1) (GEQ s749 1) (GEQ s782 1) (GEQ s815 1) (GEQ s848 1) (GEQ s881 1) (GEQ s914 1) (GEQ s947 1) (GEQ s980 1) (GEQ s1013 1) (GEQ s1046 1) (GEQ s1079 1) (GEQ s3488 1)) (AND (GEQ s32 1) (GEQ s65 1) (GEQ s98 1) (GEQ s131 1) (GEQ s164 1) (GEQ s197 1) (GEQ s230 1) (GEQ s263 1) (GEQ s296 1) (GEQ s329 1) (GEQ s362 1) (GEQ s395 1) (GEQ s428 1) (GEQ s461 1) (GEQ s494 1) (GEQ s527 1) (GEQ s560 1) (GEQ s593 1) (GEQ s626 1) (GEQ s659 1) (GEQ s692 1) (GEQ s725 1) (GEQ s758 1) (GEQ s791 1) (GEQ s824 1) (GEQ s857 1) (GEQ s890 1) (GEQ s923 1) (GEQ s956 1) (GEQ s989 1) (GEQ s1022 1) (GEQ s1055 1) (GEQ s1088 1) (GEQ s3497 1)) (AND (GEQ s33 1) (GEQ s66 1) (GEQ s99 1) (GEQ s132 1) (GEQ s165 1) (GEQ s198 1) (GEQ s231 1) (GEQ s264 1) (GEQ s297 1) (GEQ s330 1) (GEQ s363 1) (GEQ s396 1) (GEQ s429 1) (GEQ s462 1) (GEQ s495 1) (GEQ s528 1) (GEQ s561 1) (GEQ s594 1) (GEQ s627 1) (GEQ s660 1) (GEQ s693 1) (GEQ s726 1) (GEQ s759 1) (GEQ s792 1) (GEQ s825 1) (GEQ s858 1) (GEQ s891 1) (GEQ s924 1) (GEQ s957 1) (GEQ s990 1) (GEQ s1023 1) (GEQ s1056 1) (GEQ s1089 1) (GEQ s3498 1)) (AND (GEQ s1 1) (GEQ s34 1) (GEQ s67 1) (GEQ s100 1) (GEQ s133 1) (GEQ s166 1) (GEQ s199 1) (GEQ s232 1) (GEQ s265 1) (GEQ s298 1) (GEQ s331 1) (GEQ s364 1) (GEQ s397 1) (GEQ s430 1) (GEQ s463 1) (GEQ s496 1) (GEQ s529 1) (GEQ s562 1) (GEQ s595 1) (GEQ s628 1) (GEQ s661 1) (GEQ s694 1) (GEQ s727 1) (GEQ s760 1) (GEQ s793 1) (GEQ s826 1) (GEQ s859 1) (GEQ s892 1) (GEQ s925 1) (GEQ s958 1) (GEQ s991 1) (GEQ s1024 1) (GEQ s1057 1) (GEQ s3466 1)) (AND (GEQ s10 1) (GEQ s43 1) (GEQ s76 1) (GEQ s109 1) (GEQ s142 1) (GEQ s175 1) (GEQ s208 1) (GEQ s241 1) (GEQ s274 1) (GEQ s307 1) (GEQ s340 1) (GEQ s373 1) (GEQ s406 1) (GEQ s439 1) (GEQ s472 1) (GEQ s505 1) (GEQ s538 1) (GEQ s571 1) (GEQ s604 1) (GEQ s637 1) (GEQ s670 1) (GEQ s703 1) (GEQ s736 1) (GEQ s769 1) (GEQ s802 1) (GEQ s835 1) (GEQ s868 1) (GEQ s901 1) (GEQ s934 1) (GEQ s967 1) (GEQ s1000 1) (GEQ s1033 1) (GEQ s1066 1) (GEQ s3475 1)) (AND (GEQ s19 1) (GEQ s52 1) (GEQ s85 1) (GEQ s118 1) (GEQ s151 1) (GEQ s184 1) (GEQ s217 1) (GEQ s250 1) (GEQ s283 1) (GEQ s316 1) (GEQ s349 1) (GEQ s382 1) (GEQ s415 1) (GEQ s448 1) (GEQ s481 1) (GEQ s514 1) (GEQ s547 1) (GEQ s580 1) (GEQ s613 1) (GEQ s646 1) (GEQ s679 1) (GEQ s712 1) (GEQ s745 1) (GEQ s778 1) (GEQ s811 1) (GEQ s844 1) (GEQ s877 1) (GEQ s910 1) (GEQ s943 1) (GEQ s976 1) (GEQ s1009 1) (GEQ s1042 1) (GEQ s1075 1) (GEQ s3484 1)) (AND (GEQ s28 1) (GEQ s61 1) (GEQ s94 1) (GEQ s127 1) (GEQ s160 1) (GEQ s193 1) (GEQ s226 1) (GEQ s259 1) (GEQ s292 1) (GEQ s325 1) (GEQ s358 1) (GEQ s391 1) (GEQ s424 1) (GEQ s457 1) (GEQ s490 1) (GEQ s523 1) (GEQ s556 1) (GEQ s589 1) (GEQ s622 1) (GEQ s655 1) (GEQ s688 1) (GEQ s721 1) (GEQ s754 1) (GEQ s787 1) (GEQ s820 1) (GEQ s853 1) (GEQ s886 1) (GEQ s919 1) (GEQ s952 1) (GEQ s985 1) (GEQ s1018 1) (GEQ s1051 1) (GEQ s1084 1) (GEQ s3493 1)) (AND (GEQ s13 1) (GEQ s46 1) (GEQ s79 1) (GEQ s112 1) (GEQ s145 1) (GEQ s178 1) (GEQ s211 1) (GEQ s244 1) (GEQ s277 1) (GEQ s310 1) (GEQ s343 1) (GEQ s376 1) (GEQ s409 1) (GEQ s442 1) (GEQ s475 1) (GEQ s508 1) (GEQ s541 1) (GEQ s574 1) (GEQ s607 1) (GEQ s640 1) (GEQ s673 1) (GEQ s706 1) (GEQ s739 1) (GEQ s772 1) (GEQ s805 1) (GEQ s838 1) (GEQ s871 1) (GEQ s904 1) (GEQ s937 1) (GEQ s970 1) (GEQ s1003 1) (GEQ s1036 1) (GEQ s1069 1) (GEQ s3478 1)) (AND (GEQ s31 1) (GEQ s64 1) (GEQ s97 1) (GEQ s130 1) (GEQ s163 1) (GEQ s196 1) (GEQ s229 1) (GEQ s262 1) (GEQ s295 1) (GEQ s328 1) (GEQ s361 1) (GEQ s394 1) (GEQ s427 1) (GEQ s460 1) (GEQ s493 1) (GEQ s526 1) (GEQ s559 1) (GEQ s592 1) (GEQ s625 1) (GEQ s658 1) (GEQ s691 1) (GEQ s724 1) (GEQ s757 1) (GEQ s790 1) (GEQ s823 1) (GEQ s856 1) (GEQ s889 1) (GEQ s922 1) (GEQ s955 1) (GEQ s988 1) (GEQ s1021 1) (GEQ s1054 1) (GEQ s1087 1) (GEQ s3496 1)) (AND (GEQ s6 1) (GEQ s39 1) (GEQ s72 1) (GEQ s105 1) (GEQ s138 1) (GEQ s171 1) (GEQ s204 1) (GEQ s237 1) (GEQ s270 1) (GEQ s303 1) (GEQ s336 1) (GEQ s369 1) (GEQ s402 1) (GEQ s435 1) (GEQ s468 1) (GEQ s501 1) (GEQ s534 1) (GEQ s567 1) (GEQ s600 1) (GEQ s633 1) (GEQ s666 1) (GEQ s699 1) (GEQ s732 1) (GEQ s765 1) (GEQ s798 1) (GEQ s831 1) (GEQ s864 1) (GEQ s897 1) (GEQ s930 1) (GEQ s963 1) (GEQ s996 1) (GEQ s1029 1) (GEQ s1062 1) (GEQ s3471 1)) (AND (GEQ s24 1) (GEQ s57 1) (GEQ s90 1) (GEQ s123 1) (GEQ s156 1) (GEQ s189 1) (GEQ s222 1) (GEQ s255 1) (GEQ s288 1) (GEQ s321 1) (GEQ s354 1) (GEQ s387 1) (GEQ s420 1) (GEQ s453 1) (GEQ s486 1) (GEQ s519 1) (GEQ s552 1) (GEQ s585 1) (GEQ s618 1) (GEQ s651 1) (GEQ s684 1) (GEQ s717 1) (GEQ s750 1) (GEQ s783 1) (GEQ s816 1) (GEQ s849 1) (GEQ s882 1) (GEQ s915 1) (GEQ s948 1) (GEQ s981 1) (GEQ s1014 1) (GEQ s1047 1) (GEQ s1080 1) (GEQ s3489 1)) (AND (GEQ s2 1) (GEQ s35 1) (GEQ s68 1) (GEQ s101 1) (GEQ s134 1) (GEQ s167 1) (GEQ s200 1) (GEQ s233 1) (GEQ s266 1) (GEQ s299 1) (GEQ s332 1) (GEQ s365 1) (GEQ s398 1) (GEQ s431 1) (GEQ s464 1) (GEQ s497 1) (GEQ s530 1) (GEQ s563 1) (GEQ s596 1) (GEQ s629 1) (GEQ s662 1) (GEQ s695 1) (GEQ s728 1) (GEQ s761 1) (GEQ s794 1) (GEQ s827 1) (GEQ s860 1) (GEQ s893 1) (GEQ s926 1) (GEQ s959 1) (GEQ s992 1) (GEQ s1025 1) (GEQ s1058 1) (GEQ s3467 1)) (AND (GEQ s9 1) (GEQ s42 1) (GEQ s75 1) (GEQ s108 1) (GEQ s141 1) (GEQ s174 1) (GEQ s207 1) (GEQ s240 1) (GEQ s273 1) (GEQ s306 1) (GEQ s339 1) (GEQ s372 1) (GEQ s405 1) (GEQ s438 1) (GEQ s471 1) (GEQ s504 1) (GEQ s537 1) (GEQ s570 1) (GEQ s603 1) (GEQ s636 1) (GEQ s669 1) (GEQ s702 1) (GEQ s735 1) (GEQ s768 1) (GEQ s801 1) (GEQ s834 1) (GEQ s867 1) (GEQ s900 1) (GEQ s933 1) (GEQ s966 1) (GEQ s999 1) (GEQ s1032 1) (GEQ s1065 1) (GEQ s3474 1)) (AND (GEQ s20 1) (GEQ s53 1) (GEQ s86 1) (GEQ s119 1) (GEQ s152 1) (GEQ s185 1) (GEQ s218 1) (GEQ s251 1) (GEQ s284 1) (GEQ s317 1) (GEQ s350 1) (GEQ s383 1) (GEQ s416 1) (GEQ s449 1) (GEQ s482 1) (GEQ s515 1) (GEQ s548 1) (GEQ s581 1) (GEQ s614 1) (GEQ s647 1) (GEQ s680 1) (GEQ s713 1) (GEQ s746 1) (GEQ s779 1) (GEQ s812 1) (GEQ s845 1) (GEQ s878 1) (GEQ s911 1) (GEQ s944 1) (GEQ s977 1) (GEQ s1010 1) (GEQ s1043 1) (GEQ s1076 1) (GEQ s3485 1)) (AND (GEQ s27 1) (GEQ s60 1) (GEQ s93 1) (GEQ s126 1) (GEQ s159 1) (GEQ s192 1) (GEQ s225 1) (GEQ s258 1) (GEQ s291 1) (GEQ s324 1) (GEQ s357 1) (GEQ s390 1) (GEQ s423 1) (GEQ s456 1) (GEQ s489 1) (GEQ s522 1) (GEQ s555 1) (GEQ s588 1) (GEQ s621 1) (GEQ s654 1) (GEQ s687 1) (GEQ s720 1) (GEQ s753 1) (GEQ s786 1) (GEQ s819 1) (GEQ s852 1) (GEQ s885 1) (GEQ s918 1) (GEQ s951 1) (GEQ s984 1) (GEQ s1017 1) (GEQ s1050 1) (GEQ s1083 1) (GEQ s3492 1)))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA QuasiCertifProtocol-COL-32-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-09 finished in 9002 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X((G(p0) U p1)))], workingDir=/home/mcc/execution]
Support contains 67 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 366 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:21] [INFO ] Computed 3200 place invariants in 510 ms
[2021-05-17 06:37:26] [INFO ] Implicit Places using invariants in 6174 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:27] [INFO ] Computed 3200 place invariants in 621 ms
[2021-05-17 06:37:28] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:37:30] [INFO ] Implicit Places using invariants and state equation in 3571 ms returned []
Implicit Place search using SMT with State Equation took 9774 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:31] [INFO ] Computed 3200 place invariants in 695 ms
[2021-05-17 06:37:31] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:37:32] [INFO ] Dead Transitions using invariants and state equation in 1640 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 140 ms :[(NOT p1), (NOT p1), true, (NOT p0)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-11 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0), acceptance={0} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 2}, { cond=(AND (NOT p1) p0), acceptance={0} source=1 dest: 3}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={} source=3 dest: 2}, { cond=p0, acceptance={} source=3 dest: 3}]], initial=0, aps=[p1:(OR (AND (GEQ s0 1) (GEQ s3558 1)) (AND (GEQ s0 1) (GEQ s3556 1)) (AND (GEQ s0 1) (GEQ s3559 1)) (AND (GEQ s0 1) (GEQ s3557 1)) (AND (GEQ s0 1) (GEQ s3562 1)) (AND (GEQ s0 1) (GEQ s3563 1)) (AND (GEQ s0 1) (GEQ s3560 1)) (AND (GEQ s0 1) (GEQ s3561 1)) (AND (GEQ s0 1) (GEQ s3549 1)) (AND (GEQ s0 1) (GEQ s3548 1)) (AND (GEQ s0 1) (GEQ s3551 1)) (AND (GEQ s0 1) (GEQ s3550 1)) (AND (GEQ s0 1) (GEQ s3553 1)) (AND (GEQ s0 1) (GEQ s3552 1)) (AND (GEQ s0 1) (GEQ s3555 1)) (AND (GEQ s0 1) (GEQ s3554 1)) (AND (GEQ s0 1) (GEQ s3564 1)) (AND (GEQ s0 1) (GEQ s3541 1)) (AND (GEQ s0 1) (GEQ s3540 1)) (AND (GEQ s0 1) (GEQ s3543 1)) (AND (GEQ s0 1) (GEQ s3542 1)) (AND (GEQ s0 1) (GEQ s3545 1)) (AND (GEQ s0 1) (GEQ s3544 1)) (AND (GEQ s0 1) (GEQ s3547 1)) (AND (GEQ s0 1) (GEQ s3546 1)) (AND (GEQ s0 1) (GEQ s3533 1)) (AND (GEQ s0 1) (GEQ s3532 1)) (AND (GEQ s0 1) (GEQ s3535 1)) (AND (GEQ s0 1) (GEQ s3534 1)) (AND (GEQ s0 1) (GEQ s3537 1)) (AND (GEQ s0 1) (GEQ s3536 1)) (AND (GEQ s0 1) (GEQ s3539 1)) (AND (GEQ s0 1) (GEQ s3538 1))), p0:(OR (GEQ s3666 1) (GEQ s3667 1) (GEQ s3664 1) (GEQ s3665 1) (GEQ s3674 1) (GEQ s3675 1) (GEQ s3672 1) (GEQ s3673 1) (GEQ s3670 1) (GEQ s3671 1) (GEQ s3668 1) (GEQ s3669 1) (GEQ s3696 1) (GEQ s3695 1) (GEQ s3694 1) (GEQ s3693 1) (GEQ s3692 1) (GEQ s3682 1) (GEQ s3683 1) (GEQ s3680 1) (GEQ s3681 1) (GEQ s3678 1) (GEQ s3679 1) (GEQ s3676 1) (GEQ s3677 1) (GEQ s3691 1) (GEQ s3690 1) (GEQ s3689 1) (GEQ s3688 1) (GEQ s3687 1) (GEQ s3686 1) (GEQ s3685 1) (GEQ s3684 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA QuasiCertifProtocol-COL-32-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-11 finished in 11962 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((X(p0)||G((p1||F(((F(!p0)&&(!p2||F(p3)))||G(F(!p0))))))))], workingDir=/home/mcc/execution]
Support contains 199 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 320 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:33] [INFO ] Computed 3200 place invariants in 606 ms
[2021-05-17 06:37:39] [INFO ] Implicit Places using invariants in 6498 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:39] [INFO ] Computed 3200 place invariants in 693 ms
[2021-05-17 06:37:40] [INFO ] SMT solver returned unknown. Retrying;
[2021-05-17 06:37:43] [INFO ] Implicit Places using invariants and state equation in 4273 ms returned []
Implicit Place search using SMT with State Equation took 10778 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:37:44] [INFO ] Computed 3200 place invariants in 597 ms
[2021-05-17 06:37:46] [INFO ] Dead Transitions using invariants and state equation in 2876 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 344 ms :[false, false, false, (AND p0 (NOT p1)), (AND p0 (NOT p3)), p0, (AND (NOT p3) p0)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-13 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(AND (NOT p1) p2 (NOT p3)), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p1) (NOT p0) p2 (NOT p3)), acceptance={} source=1 dest: 4}], [{ cond=(AND p1 (NOT p0) p2 (NOT p3)), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={} source=3 dest: 3}, { cond=(AND (NOT p1) p2 (NOT p3)), acceptance={} source=3 dest: 4}, { cond=(AND (NOT p1) p0), acceptance={} source=3 dest: 5}], [{ cond=(AND p1 p2 (NOT p3)), acceptance={} source=4 dest: 4}, { cond=(AND p0 (NOT p3)), acceptance={} source=4 dest: 6}], [{ cond=p0, acceptance={0} source=5 dest: 5}], [{ cond=(AND p0 (NOT p3)), acceptance={0} source=6 dest: 6}]], initial=0, aps=[p1:(AND (OR (LT s0 1) (LT s3466 1)) (OR (LT s0 1) (LT s3467 1)) (OR (LT s0 1) (LT s3468 1)) (OR (LT s0 1) (LT s3477 1)) (OR (LT s0 1) (LT s3478 1)) (OR (LT s0 1) (LT s3479 1)) (OR (LT s0 1) (LT s3480 1)) (OR (LT s0 1) (LT s3481 1)) (OR (LT s0 1) (LT s3482 1)) (OR (LT s0 1) (LT s3483 1)) (OR (LT s0 1) (LT s3484 1)) (OR (LT s0 1) (LT s3469 1)) (OR (LT s0 1) (LT s3470 1)) (OR (LT s0 1) (LT s3471 1)) (OR (LT s0 1) (LT s3472 1)) (OR (LT s0 1) (LT s3473 1)) (OR (LT s0 1) (LT s3474 1)) (OR (LT s0 1) (LT s3475 1)) (OR (LT s0 1) (LT s3476 1)) (OR (LT s0 1) (LT s3493 1)) (OR (LT s0 1) (LT s3494 1)) (OR (LT s0 1) (LT s3495 1)) (OR (LT s0 1) (LT s3496 1)) (OR (LT s0 1) (LT s3497 1)) (OR (LT s0 1) (LT s3498 1)) (OR (LT s0 1) (LT s3485 1)) (OR (LT s0 1) (LT s3486 1)) (OR (LT s0 1) (LT s3487 1)) (OR (LT s0 1) (LT s3488 1)) (OR (LT s0 1) (LT s3489 1)) (OR (LT s0 1) (LT s3490 1)) (OR (LT s0 1) (LT s3491 1)) (OR (LT s0 1) (LT s3492 1))), p2:(OR (AND (GEQ s3318 1) (GEQ s3582 1)) (AND (GEQ s3313 1) (GEQ s3577 1)) (AND (GEQ s3329 1) (GEQ s3593 1)) (AND (GEQ s3328 1) (GEQ s3592 1)) (AND (GEQ s3324 1) (GEQ s3588 1)) (AND (GEQ s3308 1) (GEQ s3572 1)) (AND (GEQ s3312 1) (GEQ s3576 1)) (AND (GEQ s3302 1) (GEQ s3566 1)) (AND (GEQ s3301 1) (GEQ s3565 1)) (AND (GEQ s3317 1) (GEQ s3581 1)) (AND (GEQ s3309 1) (GEQ s3573 1)) (AND (GEQ s3325 1) (GEQ s3589 1)) (AND (GEQ s3333 1) (GEQ s3597 1)) (AND (GEQ s3305 1) (GEQ s3569 1)) (AND (GEQ s3326 1) (GEQ s3590 1)) (AND (GEQ s3321 1) (GEQ s3585 1)) (AND (GEQ s3310 1) (GEQ s3574 1)) (AND (GEQ s3331 1) (GEQ s3595 1)) (AND (GEQ s3332 1) (GEQ s3596 1)) (AND (GEQ s3316 1) (GEQ s3580 1)) (AND (GEQ s3320 1) (GEQ s3584 1)) (AND (GEQ s3304 1) (GEQ s3568 1)) (AND (GEQ s3306 1) (GEQ s3570 1)) (AND (GEQ s3330 1) (GEQ s3594 1)) (AND (GEQ s3322 1) (GEQ s3586 1)) (AND (GEQ s3314 1) (GEQ s3578 1)) (AND (GEQ s3327 1) (GEQ s3591 1)) (AND (GEQ s3303 1) (GEQ s3567 1)) (AND (GEQ s3319 1) (GEQ s3583 1)) (AND (GEQ s3323 1) (GEQ s3587 1)) (AND (GEQ s3307 1) (GEQ s3571 1)) (AND (GEQ s3311 1) (GEQ s3575 1)) (AND (GEQ s3315 1) (GEQ s3579 1))), p3:(AND (OR (LT s3395 1) (LT s3560 1)) (OR (LT s3368 1) (LT s3533 1)) (OR (LT s3374 1) (LT s3539 1)) (OR (LT s3379 1) (LT s3544 1)) (OR (LT s3384 1) (LT s3549 1)) (OR (LT s3389 1) (LT s3554 1)) (OR (LT s3390 1) (LT s3555 1)) (OR (LT s3367 1) (LT s3532 1)) (OR (LT s3375 1) (LT s3540 1)) (OR (LT s3399 1) (LT s3564 1)) (OR (LT s3370 1) (LT s3535 1)) (OR (LT s3378 1) (LT s3543 1)) (OR (LT s3383 1) (LT s3548 1)) (OR (LT s3386 1) (LT s3551 1)) (OR (LT s3391 1) (LT s3556 1)) (OR (LT s3394 1) (LT s3559 1)) (OR (LT s3398 1) (LT s3563 1)) (OR (LT s3371 1) (LT s3536 1)) (OR (LT s3397 1) (LT s3562 1)) (OR (LT s3376 1) (LT s3541 1)) (OR (LT s3381 1) (LT s3546 1)) (OR (LT s3382 1) (LT s3547 1)) (OR (LT s3387 1) (LT s3552 1)) (OR (LT s3392 1) (LT s3557 1)) (OR (LT s3396 1) (LT s3561 1)) (OR (LT s3372 1) (LT s3537 1)) (OR (LT s3377 1) (LT s3542 1)) (OR (LT s3380 1) (LT s3545 1)) (OR (LT s3385 1) (LT s3550 1)) (OR (LT s3388 1) (LT s3553 1)) (OR (LT s3393 1) (LT s3558 1)) (OR (LT s3369 1) (LT s3534 1)) (OR (LT s3373 1) (LT s3538 1))), p0:(OR (GEQ s3601 1) (GEQ s3600 1) (GEQ s3603 1) (GEQ s3602 1) (GEQ s3599 1) (GEQ s3598 1) (GEQ s3609 1) (GEQ s3608 1) (GEQ s3611 1) (GEQ s3610 1) (GEQ s3605 1) (GEQ s3604 1) (GEQ s3607 1) (GEQ s3606 1) (GEQ s3630 1) (GEQ s3628 1) (GEQ s3629 1) (GEQ s3618 1) (GEQ s3619 1) (GEQ s3616 1) (GEQ s3617 1) (GEQ s3613 1) (GEQ s3612 1) (GEQ s3615 1) (GEQ s3614 1) (GEQ s3626 1) (GEQ s3627 1) (GEQ s3624 1) (GEQ s3625 1) (GEQ s3622 1) (GEQ s3623 1) (GEQ s3620 1) (GEQ s3621 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 2678 reset in 535 ms.
Product exploration explored 100000 steps with 2679 reset in 840 ms.
Complete graph has no SCC; deadlocks are unavoidable. place count 3703 transition count 506
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(F (G p1)), (F (G (NOT p2))), (F (G p3)), (F (G (NOT p0))), p1, (NOT p2), p3, (NOT p0)]
Adopting property with smaller alphabet thanks to knowledge :(F (G p3))
Property proved to be true thanks to knowledge :(F (G (NOT p0)))
FORMULA QuasiCertifProtocol-COL-32-13 TRUE TECHNIQUES STRUCTURAL INITIAL_STATE
Treatment of property QuasiCertifProtocol-COL-32-13 finished in 17134 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(G((F(G(!p0))&&F(p1))))], workingDir=/home/mcc/execution]
Support contains 34 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 3701 transition count 504
Applied a total of 4 rules in 584 ms. Remains 3701 /3703 variables (removed 2) and now considering 504/506 (removed 2) transitions.
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:37:50] [INFO ] Computed 3200 place invariants in 579 ms
[2021-05-17 06:37:57] [INFO ] Implicit Places using invariants in 6926 ms returned []
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:37:57] [INFO ] Computed 3200 place invariants in 415 ms
[2021-05-17 06:38:10] [INFO ] Implicit Places using invariants and state equation in 13728 ms returned []
Implicit Place search using SMT with State Equation took 20685 ms to find 0 implicit places.
[2021-05-17 06:38:10] [INFO ] Redundant transitions in 17 ms returned []
// Phase 1: matrix 504 rows 3701 cols
[2021-05-17 06:38:11] [INFO ] Computed 3200 place invariants in 441 ms
[2021-05-17 06:38:12] [INFO ] Dead Transitions using invariants and state equation in 2106 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3701/3703 places, 504/506 transitions.
Stuttering acceptance computed with spot in 142 ms :[(OR (NOT p1) p0), p0, (NOT p1)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-14 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}, { cond=p0, acceptance={0} source=1 dest: 1}], [{ cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(GEQ s3699 1), p1:(AND (GEQ s3400 1) (GEQ s3401 1) (GEQ s3402 1) (GEQ s3403 1) (GEQ s3404 1) (GEQ s3405 1) (GEQ s3406 1) (GEQ s3407 1) (GEQ s3408 1) (GEQ s3409 1) (GEQ s3410 1) (GEQ s3411 1) (GEQ s3412 1) (GEQ s3413 1) (GEQ s3414 1) (GEQ s3415 1) (GEQ s3416 1) (GEQ s3417 1) (GEQ s3418 1) (GEQ s3419 1) (GEQ s3420 1) (GEQ s3421 1) (GEQ s3422 1) (GEQ s3423 1) (GEQ s3424 1) (GEQ s3425 1) (GEQ s3426 1) (GEQ s3427 1) (GEQ s3428 1) (GEQ s3429 1) (GEQ s3430 1) (GEQ s3431 1) (GEQ s3432 1) (GEQ s3699 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 35 steps with 0 reset in 1 ms.
FORMULA QuasiCertifProtocol-COL-32-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-14 finished in 23592 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((F(p0)||(G(!p1) U X(G(p2)))))], workingDir=/home/mcc/execution]
Support contains 36 out of 3703 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 3703/3703 places, 506/506 transitions.
Applied a total of 0 rules in 279 ms. Remains 3703 /3703 variables (removed 0) and now considering 506/506 (removed 0) transitions.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:38:14] [INFO ] Computed 3200 place invariants in 636 ms
[2021-05-17 06:38:20] [INFO ] Implicit Places using invariants in 7302 ms returned []
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:38:21] [INFO ] Computed 3200 place invariants in 503 ms
[2021-05-17 06:38:34] [INFO ] Implicit Places using invariants and state equation in 13816 ms returned []
Implicit Place search using SMT with State Equation took 21150 ms to find 0 implicit places.
// Phase 1: matrix 506 rows 3703 cols
[2021-05-17 06:38:34] [INFO ] Computed 3200 place invariants in 428 ms
[2021-05-17 06:38:36] [INFO ] Dead Transitions using invariants and state equation in 1583 ms returned []
Finished structural reductions, in 1 iterations. Remains : 3703/3703 places, 506/506 transitions.
Stuttering acceptance computed with spot in 338 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2) p1), (AND (NOT p0) (NOT p2)), (NOT p0), (AND (NOT p0) p2 p1)]
Running random walk in product with property : QuasiCertifProtocol-COL-32-15 automaton TGBA [mat=[[{ cond=(AND (NOT p0) p2), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2)), acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p0) p1 (NOT p2)), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 1}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={0} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p1) p2), acceptance={} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=3 dest: 3}], [{ cond=(AND (NOT p0) p1 p2), acceptance={} source=4 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p2), acceptance={} source=4 dest: 4}]], initial=2, aps=[p0:(GEQ s3700 1), p2:(LT s3702 1), p1:(OR (LT s3334 1) (LT s3335 1) (LT s3336 1) (LT s3337 1) (LT s3338 1) (LT s3339 1) (LT s3340 1) (LT s3341 1) (LT s3342 1) (LT s3343 1) (LT s3344 1) (LT s3345 1) (LT s3346 1) (LT s3347 1) (LT s3348 1) (LT s3349 1) (LT s3350 1) (LT s3351 1) (LT s3352 1) (LT s3353 1) (LT s3354 1) (LT s3355 1) (LT s3356 1) (LT s3357 1) (LT s3358 1) (LT s3359 1) (LT s3360 1) (LT s3361 1) (LT s3362 1) (LT s3363 1) (LT s3364 1) (LT s3365 1) (LT s3366 1) (LT s3699 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Stuttering criterion allowed to conclude after 35 steps with 0 reset in 0 ms.
FORMULA QuasiCertifProtocol-COL-32-15 FALSE TECHNIQUES STUTTER_TEST
Treatment of property QuasiCertifProtocol-COL-32-15 finished in 23434 ms.
Using solver Z3 to compute partial order matrices.
Built C files in :
/tmp/ltsmin13625113307056165925
[2021-05-17 06:38:36] [INFO ] Computing symmetric may disable matrix : 506 transitions.
[2021-05-17 06:38:36] [INFO ] Computation of Complete disable matrix. took 13 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2021-05-17 06:38:36] [INFO ] Computing symmetric may enable matrix : 506 transitions.
[2021-05-17 06:38:36] [INFO ] Computation of Complete enable matrix. took 2 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2021-05-17 06:38:36] [INFO ] Applying decomposition
[2021-05-17 06:38:36] [INFO ] Computing Do-Not-Accords matrix : 506 transitions.
[2021-05-17 06:38:36] [INFO ] Computation of Completed DNA matrix. took 26 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2021-05-17 06:38:36] [INFO ] Built C files in 197ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin13625113307056165925
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin13625113307056165925]
[2021-05-17 06:38:36] [INFO ] Flatten gal took : 144 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph17333244927517616570.txt, -o, /tmp/graph17333244927517616570.bin, -w, /tmp/graph17333244927517616570.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph17333244927517616570.bin, -l, -1, -v, -w, /tmp/graph17333244927517616570.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-17 06:38:37] [INFO ] Decomposing Gal with order
[2021-05-17 06:38:37] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-17 06:38:37] [INFO ] Removed a total of 326 redundant transitions.
[2021-05-17 06:38:37] [INFO ] Flatten gal took : 346 ms
[2021-05-17 06:38:38] [INFO ] Fuse similar labels procedure discarded/fused a total of 188 labels/synchronizations in 253 ms.
[2021-05-17 06:38:38] [INFO ] Time to serialize gal into /tmp/LTLFireability9121626144647758312.gal : 53 ms
[2021-05-17 06:38:38] [INFO ] Time to serialize properties into /tmp/LTLFireability8686420796748600906.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTLFireability9121626144647758312.gal, -t, CGAL, -LTL, /tmp/LTLFireability8686420796748600906.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTLFireability9121626144647758312.gal -t CGAL -LTL /tmp/LTLFireability8686420796748600906.ltl -c -stutter-deadlock
Read 2 LTL properties
Checking formula 0 : !((("(i1.i1.u193.a1_0>=1)")U(("((((((((((((((((((((((((((((((((((i25.u93.n2_0>=1)&&(i1.i1.u72.n2_1>=1))&&(i26.i1.u103.n2_2>=1))&&(i8.i0.u73.n2_3>=1))&&(i31.i0.u104.n2_4>=1))&&(i22.i1.u105.n2_5>=1))&&(i23.u106.n2_6>=1))&&(i27.u107.n2_7>=1))&&(i18.i0.u74.n2_8>=1))&&(i2.i1.u75.n2_9>=1))&&(i17.i0.u109.n2_10>=1))&&(i32.u76.n2_11>=1))&&(i19.u77.n2_12>=1))&&(i9.i1.u111.n2_13>=1))&&(i28.u78.n2_14>=1))&&(i29.i0.u79.n2_15>=1))&&(i30.u114.n2_16>=1))&&(i3.i1.u81.n2_17>=1))&&(i11.i1.u115.n2_18>=1))&&(i41.i0.u116.n2_19>=1))&&(i20.i1.u82.n2_20>=1))&&(i24.u83.n2_21>=1))&&(i4.i0.u84.n2_22>=1))&&(i33.u85.n2_23>=1))&&(i5.i1.u118.n2_24>=1))&&(i34.i0.u86.n2_25>=1))&&(i21.u119.n2_26>=1))&&(i13.u88.n2_27>=1))&&(i35.i0.u89.n2_28>=1))&&(i46.i0.u90.n2_29>=1))&&(i14.i1.u100.n2_30>=1))&&(i15.i1.u91.n2_31>=1))&&(i16.i1.u92.n2_32>=1))&&(i1.i1.u193.a1_0>=1))")U(G("((((((((((((((((((((((((((((((((((i25.u56.n4_0<1)||(i1.i1.u38.n4_1<1))||(i26.i1.u57.n4_2<1))||(i8.i0.u58.n4_3<1))||(i31.i0.u39.n4_4<1))||(i22.i1.u40.n4_5<1))||(i23.u59.n4_6<1))||(i27.u60.n4_7<1))||(i18.i0.u41.n4_8<1))||(i2.i1.u42.n4_9<1))||(i17.i0.u61.n4_10<1))||(i32.u43.n4_11<1))||(i19.u62.n4_12<1))||(i9.i1.u44.n4_13<1))||(i28.u63.n4_14<1))||(i29.i0.u45.n4_15<1))||(i30.u46.n4_16<1))||(i3.i1.u64.n4_17<1))||(i11.i1.u65.n4_18<1))||(i41.i0.u48.n4_19<1))||(i20.i1.u66.n4_20<1))||(i24.u67.n4_21<1))||(i4.i0.u49.n4_22<1))||(i33.u50.n4_23<1))||(i5.i1.u51.n4_24<1))||(i34.i0.u52.n4_25<1))||(i21.u53.n4_26<1))||(i13.u68.n4_27<1))||(i35.i0.u54.n4_28<1))||(i46.i0.u69.n4_29<1))||(i14.i1.u55.n4_30<1))||(i15.i1.u70.n4_31<1))||(i16.i1.u71.n4_32<1))||(i1.i1.u192.a3_0<1))")))))
Formula 0 simplified : !("(i1.i1.u193.a1_0>=1)" U ("((((((((((((((((((((((((((((((((((i25.u93.n2_0>=1)&&(i1.i1.u72.n2_1>=1))&&(i26.i1.u103.n2_2>=1))&&(i8.i0.u73.n2_3>=1))&&(i31.i0.u104.n2_4>=1))&&(i22.i1.u105.n2_5>=1))&&(i23.u106.n2_6>=1))&&(i27.u107.n2_7>=1))&&(i18.i0.u74.n2_8>=1))&&(i2.i1.u75.n2_9>=1))&&(i17.i0.u109.n2_10>=1))&&(i32.u76.n2_11>=1))&&(i19.u77.n2_12>=1))&&(i9.i1.u111.n2_13>=1))&&(i28.u78.n2_14>=1))&&(i29.i0.u79.n2_15>=1))&&(i30.u114.n2_16>=1))&&(i3.i1.u81.n2_17>=1))&&(i11.i1.u115.n2_18>=1))&&(i41.i0.u116.n2_19>=1))&&(i20.i1.u82.n2_20>=1))&&(i24.u83.n2_21>=1))&&(i4.i0.u84.n2_22>=1))&&(i33.u85.n2_23>=1))&&(i5.i1.u118.n2_24>=1))&&(i34.i0.u86.n2_25>=1))&&(i21.u119.n2_26>=1))&&(i13.u88.n2_27>=1))&&(i35.i0.u89.n2_28>=1))&&(i46.i0.u90.n2_29>=1))&&(i14.i1.u100.n2_30>=1))&&(i15.i1.u91.n2_31>=1))&&(i16.i1.u92.n2_32>=1))&&(i1.i1.u193.a1_0>=1))" U G"((((((((((((((((((((((((((((((((((i25.u56.n4_0<1)||(i1.i1.u38.n4_1<1))||(i26.i1.u57.n4_2<1))||(i8.i0.u58.n4_3<1))||(i31.i0.u39.n4_4<1))||(i22.i1.u40.n4_5<1))||(i23.u59.n4_6<1))||(i27.u60.n4_7<1))||(i18.i0.u41.n4_8<1))||(i2.i1.u42.n4_9<1))||(i17.i0.u61.n4_10<1))||(i32.u43.n4_11<1))||(i19.u62.n4_12<1))||(i9.i1.u44.n4_13<1))||(i28.u63.n4_14<1))||(i29.i0.u45.n4_15<1))||(i30.u46.n4_16<1))||(i3.i1.u64.n4_17<1))||(i11.i1.u65.n4_18<1))||(i41.i0.u48.n4_19<1))||(i20.i1.u66.n4_20<1))||(i24.u67.n4_21<1))||(i4.i0.u49.n4_22<1))||(i33.u50.n4_23<1))||(i5.i1.u51.n4_24<1))||(i34.i0.u52.n4_25<1))||(i21.u53.n4_26<1))||(i13.u68.n4_27<1))||(i35.i0.u54.n4_28<1))||(i46.i0.u69.n4_29<1))||(i14.i1.u55.n4_30<1))||(i15.i1.u70.n4_31<1))||(i16.i1.u71.n4_32<1))||(i1.i1.u192.a3_0<1))"))
Compilation finished in 12493 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/tmp/ltsmin13625113307056165925]
Link finished in 284 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, ((LTLAPp0==true) U ((LTLAPp1==true) U []((LTLAPp2==true)))), --buchi-type=spotba], workingDir=/tmp/ltsmin13625113307056165925]
WARNING : LTSmin timed out (>276 s) on command CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, ((LTLAPp0==true) U ((LTLAPp1==true) U []((LTLAPp2==true)))), --buchi-type=spotba], workingDir=/tmp/ltsmin13625113307056165925]
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, --when, --ltl, X(([](!(LTLAPp3==true)) U (LTLAPp4==true))), --buchi-type=spotba], workingDir=/tmp/ltsmin13625113307056165925]
LTSmin run took 481 ms.
FORMULA QuasiCertifProtocol-COL-32-08 TRUE TECHNIQUES EXPLICIT LTSMIN SAT_SMT
Retrying LTSmin with larger timeout 2208 s
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, ((LTLAPp0==true) U ((LTLAPp1==true) U []((LTLAPp2==true)))), --buchi-type=spotba], workingDir=/tmp/ltsmin13625113307056165925]
Detected timeout of ITS tools.
[2021-05-17 07:01:27] [INFO ] Applying decomposition
[2021-05-17 07:01:27] [INFO ] Flatten gal took : 281 ms
[2021-05-17 07:01:27] [INFO ] Decomposing Gal with order
[2021-05-17 07:01:27] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-17 07:01:28] [INFO ] Removed a total of 296 redundant transitions.
[2021-05-17 07:01:28] [INFO ] Flatten gal took : 492 ms
[2021-05-17 07:01:28] [INFO ] Fuse similar labels procedure discarded/fused a total of 165 labels/synchronizations in 221 ms.
[2021-05-17 07:01:28] [INFO ] Time to serialize gal into /tmp/LTLFireability10632769584850436493.gal : 87 ms
[2021-05-17 07:01:28] [INFO ] Time to serialize properties into /tmp/LTLFireability14550577931203713902.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTLFireability10632769584850436493.gal, -t, CGAL, -LTL, /tmp/LTLFireability14550577931203713902.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTLFireability10632769584850436493.gal -t CGAL -LTL /tmp/LTLFireability14550577931203713902.ltl -c -stutter-deadlock
Read 1 LTL properties
Checking formula 0 : !((("(a1.a1_0>=1)")U(("((((((((((((((((((((((((((((((((((tsid0.n2_0>=1)&&(tsid1.n2_1>=1))&&(tsid2.n2_2>=1))&&(tsid3.n2_3>=1))&&(tsid4.n2_4>=1))&&(tsid5.n2_5>=1))&&(tsid6.n2_6>=1))&&(tsid7.n2_7>=1))&&(tsid8.n2_8>=1))&&(tsid9.n2_9>=1))&&(tsid10.n2_10>=1))&&(tsid11.n2_11>=1))&&(tsid12.n2_12>=1))&&(tsid13.n2_13>=1))&&(tsid14.n2_14>=1))&&(tsid15.n2_15>=1))&&(tsid16.n2_16>=1))&&(tsid17.n2_17>=1))&&(tsid18.n2_18>=1))&&(tsid19.n2_19>=1))&&(tsid20.n2_20>=1))&&(tsid21.n2_21>=1))&&(tsid22.n2_22>=1))&&(tsid23.n2_23>=1))&&(tsid24.n2_24>=1))&&(tsid25.n2_25>=1))&&(tsid26.n2_26>=1))&&(tsid27.n2_27>=1))&&(tsid28.n2_28>=1))&&(tsid29.n2_29>=1))&&(tsid30.n2_30>=1))&&(tsid31.n2_31>=1))&&(tsid32.n2_32>=1))&&(a1.a1_0>=1))")U(G("((((((((((((((((((((((((((((((((((tsid0.n4_0<1)||(tsid1.n4_1<1))||(tsid2.n4_2<1))||(tsid3.n4_3<1))||(tsid4.n4_4<1))||(tsid5.n4_5<1))||(tsid6.n4_6<1))||(tsid7.n4_7<1))||(tsid8.n4_8<1))||(tsid9.n4_9<1))||(tsid10.n4_10<1))||(tsid11.n4_11<1))||(tsid12.n4_12<1))||(tsid13.n4_13<1))||(tsid14.n4_14<1))||(tsid15.n4_15<1))||(tsid16.n4_16<1))||(tsid17.n4_17<1))||(tsid18.n4_18<1))||(tsid19.n4_19<1))||(tsid20.n4_20<1))||(tsid21.n4_21<1))||(tsid22.n4_22<1))||(tsid23.n4_23<1))||(tsid24.n4_24<1))||(tsid25.n4_25<1))||(tsid26.n4_26<1))||(tsid27.n4_27<1))||(tsid28.n4_28<1))||(tsid29.n4_29<1))||(tsid30.n4_30<1))||(tsid31.n4_31<1))||(tsid32.n4_32<1))||(a3.a3_0<1))")))))
Formula 0 simplified : !("(a1.a1_0>=1)" U ("((((((((((((((((((((((((((((((((((tsid0.n2_0>=1)&&(tsid1.n2_1>=1))&&(tsid2.n2_2>=1))&&(tsid3.n2_3>=1))&&(tsid4.n2_4>=1))&&(tsid5.n2_5>=1))&&(tsid6.n2_6>=1))&&(tsid7.n2_7>=1))&&(tsid8.n2_8>=1))&&(tsid9.n2_9>=1))&&(tsid10.n2_10>=1))&&(tsid11.n2_11>=1))&&(tsid12.n2_12>=1))&&(tsid13.n2_13>=1))&&(tsid14.n2_14>=1))&&(tsid15.n2_15>=1))&&(tsid16.n2_16>=1))&&(tsid17.n2_17>=1))&&(tsid18.n2_18>=1))&&(tsid19.n2_19>=1))&&(tsid20.n2_20>=1))&&(tsid21.n2_21>=1))&&(tsid22.n2_22>=1))&&(tsid23.n2_23>=1))&&(tsid24.n2_24>=1))&&(tsid25.n2_25>=1))&&(tsid26.n2_26>=1))&&(tsid27.n2_27>=1))&&(tsid28.n2_28>=1))&&(tsid29.n2_29>=1))&&(tsid30.n2_30>=1))&&(tsid31.n2_31>=1))&&(tsid32.n2_32>=1))&&(a1.a1_0>=1))" U G"((((((((((((((((((((((((((((((((((tsid0.n4_0<1)||(tsid1.n4_1<1))||(tsid2.n4_2<1))||(tsid3.n4_3<1))||(tsid4.n4_4<1))||(tsid5.n4_5<1))||(tsid6.n4_6<1))||(tsid7.n4_7<1))||(tsid8.n4_8<1))||(tsid9.n4_9<1))||(tsid10.n4_10<1))||(tsid11.n4_11<1))||(tsid12.n4_12<1))||(tsid13.n4_13<1))||(tsid14.n4_14<1))||(tsid15.n4_15<1))||(tsid16.n4_16<1))||(tsid17.n4_17<1))||(tsid18.n4_18<1))||(tsid19.n4_19<1))||(tsid20.n4_20<1))||(tsid21.n4_21<1))||(tsid22.n4_22<1))||(tsid23.n4_23<1))||(tsid24.n4_24<1))||(tsid25.n4_25<1))||(tsid26.n4_26<1))||(tsid27.n4_27<1))||(tsid28.n4_28<1))||(tsid29.n4_29<1))||(tsid30.n4_30<1))||(tsid31.n4_31<1))||(tsid32.n4_32<1))||(a3.a3_0<1))"))
WARNING : LTSmin timed out (>2208 s) on command CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, ((LTLAPp0==true) U ((LTLAPp1==true) U []((LTLAPp2==true)))), --buchi-type=spotba], workingDir=/tmp/ltsmin13625113307056165925]
Detected timeout of ITS tools.
[2021-05-17 07:24:18] [INFO ] Flatten gal took : 844 ms
[2021-05-17 07:24:21] [INFO ] Input system was already deterministic with 506 transitions.
[2021-05-17 07:24:21] [INFO ] Transformed 3703 places.
[2021-05-17 07:24:21] [INFO ] Transformed 506 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2021-05-17 07:24:22] [INFO ] Time to serialize gal into /tmp/LTLFireability12676724246450396422.gal : 30 ms
[2021-05-17 07:24:22] [INFO ] Time to serialize properties into /tmp/LTLFireability15343973575594637753.ltl : 4 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTLFireability12676724246450396422.gal, -t, CGAL, -LTL, /tmp/LTLFireability15343973575594637753.ltl, -c, -stutter-deadlock, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTLFireability12676724246450396422.gal -t CGAL -LTL /tmp/LTLFireability15343973575594637753.ltl -c -stutter-deadlock --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Read 1 LTL properties
Successfully loaded order from file /home/mcc/execution/model.ord
Checking formula 0 : !((("(a1_0>=1)")U(("((((((((((((((((((((((((((((((((((n2_0>=1)&&(n2_1>=1))&&(n2_2>=1))&&(n2_3>=1))&&(n2_4>=1))&&(n2_5>=1))&&(n2_6>=1))&&(n2_7>=1))&&(n2_8>=1))&&(n2_9>=1))&&(n2_10>=1))&&(n2_11>=1))&&(n2_12>=1))&&(n2_13>=1))&&(n2_14>=1))&&(n2_15>=1))&&(n2_16>=1))&&(n2_17>=1))&&(n2_18>=1))&&(n2_19>=1))&&(n2_20>=1))&&(n2_21>=1))&&(n2_22>=1))&&(n2_23>=1))&&(n2_24>=1))&&(n2_25>=1))&&(n2_26>=1))&&(n2_27>=1))&&(n2_28>=1))&&(n2_29>=1))&&(n2_30>=1))&&(n2_31>=1))&&(n2_32>=1))&&(a1_0>=1))")U(G("((((((((((((((((((((((((((((((((((n4_0<1)||(n4_1<1))||(n4_2<1))||(n4_3<1))||(n4_4<1))||(n4_5<1))||(n4_6<1))||(n4_7<1))||(n4_8<1))||(n4_9<1))||(n4_10<1))||(n4_11<1))||(n4_12<1))||(n4_13<1))||(n4_14<1))||(n4_15<1))||(n4_16<1))||(n4_17<1))||(n4_18<1))||(n4_19<1))||(n4_20<1))||(n4_21<1))||(n4_22<1))||(n4_23<1))||(n4_24<1))||(n4_25<1))||(n4_26<1))||(n4_27<1))||(n4_28<1))||(n4_29<1))||(n4_30<1))||(n4_31<1))||(n4_32<1))||(a3_0<1))")))))
Formula 0 simplified : !("(a1_0>=1)" U ("((((((((((((((((((((((((((((((((((n2_0>=1)&&(n2_1>=1))&&(n2_2>=1))&&(n2_3>=1))&&(n2_4>=1))&&(n2_5>=1))&&(n2_6>=1))&&(n2_7>=1))&&(n2_8>=1))&&(n2_9>=1))&&(n2_10>=1))&&(n2_11>=1))&&(n2_12>=1))&&(n2_13>=1))&&(n2_14>=1))&&(n2_15>=1))&&(n2_16>=1))&&(n2_17>=1))&&(n2_18>=1))&&(n2_19>=1))&&(n2_20>=1))&&(n2_21>=1))&&(n2_22>=1))&&(n2_23>=1))&&(n2_24>=1))&&(n2_25>=1))&&(n2_26>=1))&&(n2_27>=1))&&(n2_28>=1))&&(n2_29>=1))&&(n2_30>=1))&&(n2_31>=1))&&(n2_32>=1))&&(a1_0>=1))" U G"((((((((((((((((((((((((((((((((((n4_0<1)||(n4_1<1))||(n4_2<1))||(n4_3<1))||(n4_4<1))||(n4_5<1))||(n4_6<1))||(n4_7<1))||(n4_8<1))||(n4_9<1))||(n4_10<1))||(n4_11<1))||(n4_12<1))||(n4_13<1))||(n4_14<1))||(n4_15<1))||(n4_16<1))||(n4_17<1))||(n4_18<1))||(n4_19<1))||(n4_20<1))||(n4_21<1))||(n4_22<1))||(n4_23<1))||(n4_24<1))||(n4_25<1))||(n4_26<1))||(n4_27<1))||(n4_28<1))||(n4_29<1))||(n4_30<1))||(n4_31<1))||(n4_32<1))||(a3_0<1))"))

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="QuasiCertifProtocol-COL-32"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is QuasiCertifProtocol-COL-32, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r178-tajo-162089415200061"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/QuasiCertifProtocol-COL-32.tgz
mv QuasiCertifProtocol-COL-32 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;