About the Execution of LoLA for ResAllocation-PT-R050C002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4322.592 | 196535.00 | 177446.00 | 50.00 | TF??FTTT???T??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089412100810.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ResAllocation-PT-R050C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089412100810
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 22K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 189K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 113K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Mar 28 16:33 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 28 16:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 28 16:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 28 16:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 27 10:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 27 10:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 25 14:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 14:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 9 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 212K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621097035039
starting LoLA
BK_INPUT ResAllocation-PT-R050C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA ResAllocation-PT-R050C002-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621097231574
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R050C002-CTLFireability-02
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type FNDP) for 15 ResAllocation-PT-R050C002-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 50 (type EQUN) for 15 ResAllocation-PT-R050C002-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 15 ResAllocation-PT-R050C002-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 49 (type FNDP) for ResAllocation-PT-R050C002-CTLFireability-05
lola: result : true
lola: fired transitions : 18
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for ResAllocation-PT-R050C002-CTLFireability-05 (obsolete)
lola: CANCELED task # 52 (type SRCH) for ResAllocation-PT-R050C002-CTLFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 52 (type SRCH) for ResAllocation-PT-R050C002-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-50.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 50 (type EQUN) for ResAllocation-PT-R050C002-CTLFireability-05
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/239 12/32 ResAllocation-PT-R050C002-CTLFireability-02 2730722 m, 546144 m/sec, 7869041 t fired, .
Time elapsed: 6 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/239 22/32 ResAllocation-PT-R050C002-CTLFireability-02 4994923 m, 452840 m/sec, 14835113 t fired, .
Time elapsed: 11 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/239 30/32 ResAllocation-PT-R050C002-CTLFireability-02 6954461 m, 391907 m/sec, 21033520 t fired, .
Time elapsed: 16 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R050C002-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/255 8/32 ResAllocation-PT-R050C002-CTLFireability-15 1675626 m, 335125 m/sec, 9474644 t fired, .
Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/255 15/32 ResAllocation-PT-R050C002-CTLFireability-15 3265550 m, 317984 m/sec, 19109972 t fired, .
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/255 20/32 ResAllocation-PT-R050C002-CTLFireability-15 4618955 m, 270681 m/sec, 27773679 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/255 26/32 ResAllocation-PT-R050C002-CTLFireability-15 6038168 m, 283842 m/sec, 36910653 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/255 32/32 ResAllocation-PT-R050C002-CTLFireability-15 7448657 m, 282097 m/sec, 45706217 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ResAllocation-PT-R050C002-CTLFireability-14
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-14
lola: result : false
lola: markings : 258
lola: fired transitions : 657
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 ResAllocation-PT-R050C002-CTLFireability-13
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/295 12/32 ResAllocation-PT-R050C002-CTLFireability-13 2650450 m, 530090 m/sec, 8269359 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/295 21/32 ResAllocation-PT-R050C002-CTLFireability-13 4850044 m, 439918 m/sec, 15231507 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/295 28/32 ResAllocation-PT-R050C002-CTLFireability-13 6456474 m, 321286 m/sec, 20958351 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 ResAllocation-PT-R050C002-CTLFireability-10
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/320 13/32 ResAllocation-PT-R050C002-CTLFireability-10 2915292 m, 583058 m/sec, 8388669 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/320 25/32 ResAllocation-PT-R050C002-CTLFireability-10 5701468 m, 557235 m/sec, 17081320 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 ResAllocation-PT-R050C002-CTLFireability-09
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/351 11/32 ResAllocation-PT-R050C002-CTLFireability-09 2395352 m, 479070 m/sec, 6524193 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/351 21/32 ResAllocation-PT-R050C002-CTLFireability-09 4919622 m, 504854 m/sec, 14073997 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/351 29/32 ResAllocation-PT-R050C002-CTLFireability-09 6662001 m, 348475 m/sec, 20635629 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R050C002-CTLFireability-08
lola: time limit : 388 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/388 9/32 ResAllocation-PT-R050C002-CTLFireability-08 1880135 m, 376027 m/sec, 9161358 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/388 17/32 ResAllocation-PT-R050C002-CTLFireability-08 3743627 m, 372698 m/sec, 18468752 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/388 23/32 ResAllocation-PT-R050C002-CTLFireability-08 5219941 m, 295262 m/sec, 27116346 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/388 30/32 ResAllocation-PT-R050C002-CTLFireability-08 6898222 m, 335656 m/sec, 35438127 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R050C002-CTLFireability-07
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-07
lola: result : true
lola: markings : 2626727
lola: fired transitions : 7083262
lola: time used : 4.000000
lola: memory pages used : 12
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R050C002-CTLFireability-03
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/495 1/32 ResAllocation-PT-R050C002-CTLFireability-03 130936 m, 26187 m/sec, 567883 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/495 8/32 ResAllocation-PT-R050C002-CTLFireability-03 1593107 m, 292434 m/sec, 8391696 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/495 14/32 ResAllocation-PT-R050C002-CTLFireability-03 2999971 m, 281372 m/sec, 16208075 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 16/495 19/32 ResAllocation-PT-R050C002-CTLFireability-03 4241365 m, 248278 m/sec, 23943975 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 21/495 25/32 ResAllocation-PT-R050C002-CTLFireability-03 5475203 m, 246767 m/sec, 31639130 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 26/495 30/32 ResAllocation-PT-R050C002-CTLFireability-03 6709578 m, 246875 m/sec, 39266506 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-04: F 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R050C002-CTLFireability-01
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-01
lola: result : false
lola: markings : 1315
lola: fired transitions : 1408
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 12 ResAllocation-PT-R050C002-CTLFireability-04
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-04
lola: result : true
lola: markings : 940
lola: fired transitions : 939
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R050C002-CTLFireability-00
lola: time limit : 858 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-00
lola: result : true
lola: markings : 77
lola: fired transitions : 77
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 ResAllocation-PT-R050C002-CTLFireability-12
lola: time limit : 1144 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/1144 12/32 ResAllocation-PT-R050C002-CTLFireability-12 2643989 m, 528797 m/sec, 9623007 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/1144 20/32 ResAllocation-PT-R050C002-CTLFireability-12 4751558 m, 421513 m/sec, 18230593 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/1144 31/32 ResAllocation-PT-R050C002-CTLFireability-12 7163626 m, 482413 m/sec, 28063866 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R050C002-CTLFireability-06
lola: time limit : 1707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-06
lola: result : true
lola: markings : 106
lola: fired transitions : 230
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R050C002-CTLFireability-11
lola: time limit : 3414 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/3414 17/32 ResAllocation-PT-R050C002-CTLFireability-11 3608094 m, 721618 m/sec, 7398073 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/3414 31/32 ResAllocation-PT-R050C002-CTLFireability-11 6948770 m, 668135 m/sec, 15904505 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 34 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-11
lola: result : true
lola: markings : 7065687
lola: fired transitions : 16239826
lola: time used : 10.000000
lola: memory pages used : 32
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-02: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-03: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-04: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-05: EF true findpath
ResAllocation-PT-R050C002-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-09: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-10: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-11: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-12: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-13: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL unknown AGGR
Time elapsed: 196 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R050C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R050C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089412100810"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R050C002.tgz
mv ResAllocation-PT-R050C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;