fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r175-tajo-162089412000770
Last Updated
Jun 28, 2021

About the Execution of LoLA for ResAllocation-PT-R003C100

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4367.231 230095.00 231846.00 45.00 ?TF?TF?FFTFFFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089412000770.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ResAllocation-PT-R003C100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089412000770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 106K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 104K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:33 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 16:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Mar 27 10:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 27 10:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 25 14:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12K Mar 25 14:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 9 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 721K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621096452243

starting LoLA
BK_INPUT ResAllocation-PT-R003C100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ResAllocation-PT-R003C100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R003C100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621096682338

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C100-CTLFireability-00
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/171 4/32 ResAllocation-PT-R003C100-CTLFireability-00 740574 m, 148114 m/sec, 4284454 t fired, .

Time elapsed: 9 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/171 8/32 ResAllocation-PT-R003C100-CTLFireability-00 1533433 m, 158571 m/sec, 9277967 t fired, .

Time elapsed: 14 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/171 11/32 ResAllocation-PT-R003C100-CTLFireability-00 2278121 m, 148937 m/sec, 14141102 t fired, .

Time elapsed: 19 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/171 15/32 ResAllocation-PT-R003C100-CTLFireability-00 3082869 m, 160949 m/sec, 19457752 t fired, .

Time elapsed: 25 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/171 18/32 ResAllocation-PT-R003C100-CTLFireability-00 3893685 m, 162163 m/sec, 24779199 t fired, .

Time elapsed: 30 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/171 22/32 ResAllocation-PT-R003C100-CTLFireability-00 4684255 m, 158114 m/sec, 29980785 t fired, .

Time elapsed: 35 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/171 25/32 ResAllocation-PT-R003C100-CTLFireability-00 5452063 m, 153561 m/sec, 35119553 t fired, .

Time elapsed: 40 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/171 29/32 ResAllocation-PT-R003C100-CTLFireability-00 6115017 m, 132590 m/sec, 39482985 t fired, .

Time elapsed: 45 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/171 31/32 ResAllocation-PT-R003C100-CTLFireability-00 6758193 m, 128635 m/sec, 43817094 t fired, .

Time elapsed: 50 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R003C100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 ResAllocation-PT-R003C100-CTLFireability-15
lola: time limit : 177 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-15
lola: result : true
lola: markings : 4
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 ResAllocation-PT-R003C100-CTLFireability-14
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-14
lola: result : false
lola: markings : 143174
lola: fired transitions : 632340
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 51 ResAllocation-PT-R003C100-CTLFireability-13
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-13
lola: result : false
lola: markings : 143865
lola: fired transitions : 415719
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C100-CTLFireability-11
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-11
lola: result : false
lola: markings : 17
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ResAllocation-PT-R003C100-CTLFireability-09
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-09
lola: result : true
lola: markings : 164229
lola: fired transitions : 566710
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R003C100-CTLFireability-08
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-08
lola: result : false
lola: markings : 4
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C100-CTLFireability-05
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-05
lola: result : false
lola: markings : 145711
lola: fired transitions : 189756
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C100-CTLFireability-04
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-04
lola: result : true
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C100-CTLFireability-03
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/354 1/32 ResAllocation-PT-R003C100-CTLFireability-03 109648 m, 21929 m/sec, 264973 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 7/354 4/32 ResAllocation-PT-R003C100-CTLFireability-03 557013 m, 89473 m/sec, 1346033 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 12/354 7/32 ResAllocation-PT-R003C100-CTLFireability-03 993858 m, 87369 m/sec, 2401713 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 17/354 10/32 ResAllocation-PT-R003C100-CTLFireability-03 1478926 m, 97013 m/sec, 3573930 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 22/354 13/32 ResAllocation-PT-R003C100-CTLFireability-03 1966164 m, 97447 m/sec, 4751376 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 27/354 15/32 ResAllocation-PT-R003C100-CTLFireability-03 2444393 m, 95645 m/sec, 5907040 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 32/354 18/32 ResAllocation-PT-R003C100-CTLFireability-03 2875725 m, 86266 m/sec, 6949347 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 37/354 21/32 ResAllocation-PT-R003C100-CTLFireability-03 3350349 m, 94924 m/sec, 8096287 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 42/354 24/32 ResAllocation-PT-R003C100-CTLFireability-03 3827995 m, 95529 m/sec, 9250528 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 47/354 27/32 ResAllocation-PT-R003C100-CTLFireability-03 4307528 m, 95906 m/sec, 10409313 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 52/354 30/32 ResAllocation-PT-R003C100-CTLFireability-03 4784240 m, 95342 m/sec, 11561248 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C100-CTLFireability-02
lola: time limit : 387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-02
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C100-CTLFireability-01
lola: time limit : 435 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/435 12/32 ResAllocation-PT-R003C100-CTLFireability-01 1912243 m, 382448 m/sec, 3575910 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C100-CTLFireability-10: CONJ 0 4 0 0 4 0 0 0
ResAllocation-PT-R003C100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/435 24/32 ResAllocation-PT-R003C100-CTLFireability-01 3839457 m, 385442 m/sec, 7266605 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-01
lola: result : true
lola: markings : 4474348
lola: fired transitions : 8496118
lola: time used : 11.000000
lola: memory pages used : 28
lola: LAUNCH task # 68 (type EXCL) for 30 ResAllocation-PT-R003C100-CTLFireability-10
lola: time limit : 496 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-10
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 21 ResAllocation-PT-R003C100-CTLFireability-07
lola: time limit : 1158 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-07
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 ResAllocation-PT-R003C100-CTLFireability-12
lola: time limit : 1737 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-12
lola: result : false
lola: markings : 3
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C100-CTLFireability-06
lola: time limit : 3474 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/3474 2/32 ResAllocation-PT-R003C100-CTLFireability-06 321222 m, 64244 m/sec, 3507651 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/3474 4/32 ResAllocation-PT-R003C100-CTLFireability-06 706306 m, 77016 m/sec, 9044165 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/3474 5/32 ResAllocation-PT-R003C100-CTLFireability-06 1004994 m, 59737 m/sec, 14463441 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/3474 7/32 ResAllocation-PT-R003C100-CTLFireability-06 1372784 m, 73558 m/sec, 19871849 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/3474 9/32 ResAllocation-PT-R003C100-CTLFireability-06 1770683 m, 79579 m/sec, 25283837 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 29/3474 10/32 ResAllocation-PT-R003C100-CTLFireability-06 2107075 m, 67278 m/sec, 30341674 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 34/3474 12/32 ResAllocation-PT-R003C100-CTLFireability-06 2407555 m, 60096 m/sec, 35647644 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 39/3474 13/32 ResAllocation-PT-R003C100-CTLFireability-06 2818066 m, 82102 m/sec, 40954707 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 44/3474 15/32 ResAllocation-PT-R003C100-CTLFireability-06 3174968 m, 71380 m/sec, 45759922 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 49/3474 17/32 ResAllocation-PT-R003C100-CTLFireability-06 3530029 m, 71012 m/sec, 50849168 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 54/3474 18/32 ResAllocation-PT-R003C100-CTLFireability-06 3856947 m, 65383 m/sec, 55748906 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 59/3474 20/32 ResAllocation-PT-R003C100-CTLFireability-06 4190523 m, 66715 m/sec, 60443404 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 64/3474 22/32 ResAllocation-PT-R003C100-CTLFireability-06 4584479 m, 78791 m/sec, 65562934 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 69/3474 23/32 ResAllocation-PT-R003C100-CTLFireability-06 4945506 m, 72205 m/sec, 70333217 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 74/3474 25/32 ResAllocation-PT-R003C100-CTLFireability-06 5286762 m, 68251 m/sec, 75238280 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 79/3474 26/32 ResAllocation-PT-R003C100-CTLFireability-06 5637809 m, 70209 m/sec, 80438632 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 84/3474 28/32 ResAllocation-PT-R003C100-CTLFireability-06 5978534 m, 68145 m/sec, 85252822 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 89/3474 30/32 ResAllocation-PT-R003C100-CTLFireability-06 6327629 m, 69819 m/sec, 90109103 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 94/3474 31/32 ResAllocation-PT-R003C100-CTLFireability-06 6661829 m, 66840 m/sec, 94838943 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 99/3474 32/32 ResAllocation-PT-R003C100-CTLFireability-06 6825668 m, 32767 m/sec, 98796889 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for ResAllocation-PT-R003C100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C100-CTLFireability-00: CTL unknown AGGR
ResAllocation-PT-R003C100-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-03: CTL unknown AGGR
ResAllocation-PT-R003C100-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-06: CTL unknown AGGR
ResAllocation-PT-R003C100-CTLFireability-07: AGAF false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R003C100-CTLFireability-10: CONJ false state space /EFEG
ResAllocation-PT-R003C100-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-12: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-13: CONJ false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R003C100-CTLFireability-15: CTL true CTL model checker


Time elapsed: 230 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089412000770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C100.tgz
mv ResAllocation-PT-R003C100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;