About the Execution of LoLA for ResAllocation-PT-R003C050
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1250.228 | 96359.00 | 121536.00 | 32.50 | FF?TTFT?FTTFFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089412000762.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ResAllocation-PT-R003C050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089412000762
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 720K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 109K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.9K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Mar 27 10:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 27 10:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 25 14:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 14:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 9 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 360K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C050-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621096293795
starting LoLA
BK_INPUT ResAllocation-PT-R003C050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA ResAllocation-PT-R003C050-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621096390154
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C050-CTLFireability-00
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-00
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C050-CTLFireability-04
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-04
lola: result : true
lola: markings : 627
lola: fired transitions : 1285
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 27 ResAllocation-PT-R003C050-CTLFireability-09
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 52 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-09
lola: result : false
lola: markings : 183
lola: fired transitions : 231
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C050-CTLFireability-03
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-03
lola: result : true
lola: markings : 1435
lola: fired transitions : 2612
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C050-CTLFireability-02
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 55 (type FNDP) for 36 ResAllocation-PT-R003C050-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 36 ResAllocation-PT-R003C050-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SRCH) for 36 ResAllocation-PT-R003C050-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 58 (type SRCH) for ResAllocation-PT-R003C050-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 55 (type FNDP) for ResAllocation-PT-R003C050-CTLFireability-12
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 56 (type EQUN) for ResAllocation-PT-R003C050-CTLFireability-12 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-56.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/327 5/32 ResAllocation-PT-R003C050-CTLFireability-02 1156179 m, 231235 m/sec, 6470034 t fired, .
Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/327 10/32 ResAllocation-PT-R003C050-CTLFireability-02 2336862 m, 236136 m/sec, 13419985 t fired, .
Time elapsed: 12 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/327 15/32 ResAllocation-PT-R003C050-CTLFireability-02 3384497 m, 209527 m/sec, 19452662 t fired, .
Time elapsed: 17 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/327 19/32 ResAllocation-PT-R003C050-CTLFireability-02 4355135 m, 194127 m/sec, 25064333 t fired, .
Time elapsed: 22 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 56 (type EQUN) for ResAllocation-PT-R003C050-CTLFireability-12
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/327 23/32 ResAllocation-PT-R003C050-CTLFireability-02 5236605 m, 176294 m/sec, 30741841 t fired, .
Time elapsed: 27 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/327 26/32 ResAllocation-PT-R003C050-CTLFireability-02 6025018 m, 157682 m/sec, 35906485 t fired, .
Time elapsed: 32 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/327 29/32 ResAllocation-PT-R003C050-CTLFireability-02 6830156 m, 161027 m/sec, 40929719 t fired, .
Time elapsed: 37 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLFireability-15: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 ResAllocation-PT-R003C050-CTLFireability-14
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-14
lola: result : true
lola: markings : 206
lola: fired transitions : 255
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 ResAllocation-PT-R003C050-CTLFireability-13
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-13
lola: result : true
lola: markings : 696
lola: fired transitions : 1540
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R003C050-CTLFireability-11
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-11
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 ResAllocation-PT-R003C050-CTLFireability-10
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-10
lola: result : true
lola: markings : 295
lola: fired transitions : 383
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R003C050-CTLFireability-08
lola: time limit : 593 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-08
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C050-CTLFireability-05
lola: time limit : 711 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-05
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C050-CTLFireability-01
lola: time limit : 889 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-01
lola: result : false
lola: markings : 4
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 49 ResAllocation-PT-R003C050-CTLFireability-15
lola: time limit : 1186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-15
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C050-CTLFireability-06
lola: time limit : 1779 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-06
lola: result : true
lola: markings : 143
lola: fired transitions : 194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R003C050-CTLFireability-07
lola: time limit : 3558 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3558 4/32 ResAllocation-PT-R003C050-CTLFireability-07 832421 m, 166484 m/sec, 7319305 t fired, .
Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/3558 7/32 ResAllocation-PT-R003C050-CTLFireability-07 1602886 m, 154093 m/sec, 14365423 t fired, .
Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/3558 10/32 ResAllocation-PT-R003C050-CTLFireability-07 2302307 m, 139884 m/sec, 21190278 t fired, .
Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/3558 13/32 ResAllocation-PT-R003C050-CTLFireability-07 3007224 m, 140983 m/sec, 28245175 t fired, .
Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/3558 16/32 ResAllocation-PT-R003C050-CTLFireability-07 3754960 m, 149547 m/sec, 35954478 t fired, .
Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/3558 19/32 ResAllocation-PT-R003C050-CTLFireability-07 4552678 m, 159543 m/sec, 43905376 t fired, .
Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/3558 22/32 ResAllocation-PT-R003C050-CTLFireability-07 5360585 m, 161581 m/sec, 52034550 t fired, .
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/3558 26/32 ResAllocation-PT-R003C050-CTLFireability-07 6184593 m, 164801 m/sec, 59936151 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/3558 28/32 ResAllocation-PT-R003C050-CTLFireability-07 6891956 m, 141472 m/sec, 67069513 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/3558 31/32 ResAllocation-PT-R003C050-CTLFireability-07 7437812 m, 109171 m/sec, 72990899 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for ResAllocation-PT-R003C050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-02: CTL unknown AGGR
ResAllocation-PT-R003C050-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-06: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-07: CTL unknown AGGR
ResAllocation-PT-R003C050-CTLFireability-08: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-09: EFAG true tscc_search
ResAllocation-PT-R003C050-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-11: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLFireability-12: CONJ false findpath
ResAllocation-PT-R003C050-CTLFireability-13: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLFireability-15: F false state space / EG
Time elapsed: 97 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089412000762"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C050.tgz
mv ResAllocation-PT-R003C050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;