About the Execution of LoLA for RERS17pb114-PT-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15463.712 | 3600000.00 | 3757085.00 | 575.00 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089411100210.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is RERS17pb114-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089411100210
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 111K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Mar 28 16:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 28 16:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 27 10:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 10:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Mar 25 13:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 25 13:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 08:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 08:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 73M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-00
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-01
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-02
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-03
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-04
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-05
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-06
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-07
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-08
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-09
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-10
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-11
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-12
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-13
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-14
FORMULA_NAME RERS17pb114-PT-3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621071043007
starting LoLA
BK_INPUT RERS17pb114-PT-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 378.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 386.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 519.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 537.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 581.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3587 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3592 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-02: EF 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-3-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-12: F 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3597 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is RERS17pb114-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089411100210"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-3.tgz
mv RERS17pb114-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;