fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r175-tajo-162089410800002
Last Updated
Jun 28, 2021

About the Execution of LoLA for ProductionCell-PT-none

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3432.376 260937.00 251962.00 55.00 T??TF?FT?FT?T?TT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089410800002.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ProductionCell-PT-none, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089410800002
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 115K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 88K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Mar 28 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 27 09:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 09:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 25 13:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 25 13:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:13 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 43K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ProductionCell-PT-none-CTLFireability-00
FORMULA_NAME ProductionCell-PT-none-CTLFireability-01
FORMULA_NAME ProductionCell-PT-none-CTLFireability-02
FORMULA_NAME ProductionCell-PT-none-CTLFireability-03
FORMULA_NAME ProductionCell-PT-none-CTLFireability-04
FORMULA_NAME ProductionCell-PT-none-CTLFireability-05
FORMULA_NAME ProductionCell-PT-none-CTLFireability-06
FORMULA_NAME ProductionCell-PT-none-CTLFireability-07
FORMULA_NAME ProductionCell-PT-none-CTLFireability-08
FORMULA_NAME ProductionCell-PT-none-CTLFireability-09
FORMULA_NAME ProductionCell-PT-none-CTLFireability-10
FORMULA_NAME ProductionCell-PT-none-CTLFireability-11
FORMULA_NAME ProductionCell-PT-none-CTLFireability-12
FORMULA_NAME ProductionCell-PT-none-CTLFireability-13
FORMULA_NAME ProductionCell-PT-none-CTLFireability-14
FORMULA_NAME ProductionCell-PT-none-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621063907596

starting LoLA
BK_INPUT ProductionCell-PT-none
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ProductionCell-PT-none-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621064168533

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 4 (type EXCL) for 3 ProductionCell-PT-none-CTLFireability-01
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 7 0 0 7 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/156 7/32 ProductionCell-PT-none-CTLFireability-01 1488370 m, 297674 m/sec, 6402330 t fired, .

Time elapsed: 6 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 7 0 0 7 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/156 15/32 ProductionCell-PT-none-CTLFireability-01 3469732 m, 396272 m/sec, 13401446 t fired, .

Time elapsed: 11 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 7 0 0 7 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/156 22/32 ProductionCell-PT-none-CTLFireability-01 5102944 m, 326642 m/sec, 19415795 t fired, .

Time elapsed: 16 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 7 0 0 7 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/156 29/32 ProductionCell-PT-none-CTLFireability-01 6830782 m, 345567 m/sec, 25725842 t fired, .

Time elapsed: 21 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ProductionCell-PT-none-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 7 0 0 7 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 77 (type EXCL) for 46 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 162 sec
lola: memory limit: 32 pages
lola: FINISHED task # 77 (type EXCL) for ProductionCell-PT-none-CTLFireability-14
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 73 ProductionCell-PT-none-CTLFireability-15
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for ProductionCell-PT-none-CTLFireability-15
lola: result : true
lola: markings : 197
lola: fired transitions : 441
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 46 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for ProductionCell-PT-none-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 46 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ProductionCell-PT-none-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 ProductionCell-PT-none-CTLFireability-12
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ProductionCell-PT-none-CTLFireability-12
lola: result : true
lola: markings : 609
lola: fired transitions : 1077
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ProductionCell-PT-none-CTLFireability-11
lola: time limit : 210 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/210 4/32 ProductionCell-PT-none-CTLFireability-11 739585 m, 147917 m/sec, 5203813 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/210 7/32 ProductionCell-PT-none-CTLFireability-11 1471137 m, 146310 m/sec, 10363066 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/210 10/32 ProductionCell-PT-none-CTLFireability-11 2251017 m, 155976 m/sec, 16168105 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/210 13/32 ProductionCell-PT-none-CTLFireability-11 2976838 m, 145164 m/sec, 21908277 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/210 16/32 ProductionCell-PT-none-CTLFireability-11 3716219 m, 147876 m/sec, 27548557 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/210 20/32 ProductionCell-PT-none-CTLFireability-11 4506362 m, 158028 m/sec, 33232327 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/210 23/32 ProductionCell-PT-none-CTLFireability-11 5289607 m, 156649 m/sec, 38945242 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/210 26/32 ProductionCell-PT-none-CTLFireability-11 6003099 m, 142698 m/sec, 44476657 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/210 29/32 ProductionCell-PT-none-CTLFireability-11 6791646 m, 157709 m/sec, 50279651 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/210 32/32 ProductionCell-PT-none-CTLFireability-11 7534202 m, 148511 m/sec, 56279973 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for ProductionCell-PT-none-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 ProductionCell-PT-none-CTLFireability-09
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ProductionCell-PT-none-CTLFireability-09
lola: result : false
lola: markings : 97
lola: fired transitions : 97
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ProductionCell-PT-none-CTLFireability-07
lola: time limit : 234 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/234 8/32 ProductionCell-PT-none-CTLFireability-07 1704403 m, 340880 m/sec, 6726433 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/234 14/32 ProductionCell-PT-none-CTLFireability-07 3278042 m, 314727 m/sec, 13712348 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for ProductionCell-PT-none-CTLFireability-07
lola: result : true
lola: markings : 4584307
lola: fired transitions : 19800738
lola: time used : 14.000000
lola: memory pages used : 20
lola: LAUNCH task # 13 (type EXCL) for 12 ProductionCell-PT-none-CTLFireability-04
lola: time limit : 250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 1/250 2/32 ProductionCell-PT-none-CTLFireability-04 314577 m, 62915 m/sec, 1174304 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 6/250 9/32 ProductionCell-PT-none-CTLFireability-04 2108598 m, 358804 m/sec, 8233171 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for ProductionCell-PT-none-CTLFireability-04
lola: result : false
lola: markings : 2842292
lola: fired transitions : 12496403
lola: time used : 9.000000
lola: memory pages used : 12
lola: LAUNCH task # 7 (type EXCL) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 268 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 2/268 2/32 ProductionCell-PT-none-CTLFireability-02 307481 m, 61496 m/sec, 2730007 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 7/268 4/32 ProductionCell-PT-none-CTLFireability-02 927839 m, 124071 m/sec, 9808507 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 12/268 8/32 ProductionCell-PT-none-CTLFireability-02 1703983 m, 155228 m/sec, 16095661 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 17/268 11/32 ProductionCell-PT-none-CTLFireability-02 2518527 m, 162908 m/sec, 22227052 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 22/268 15/32 ProductionCell-PT-none-CTLFireability-02 3365951 m, 169484 m/sec, 27718196 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 27/268 18/32 ProductionCell-PT-none-CTLFireability-02 4112162 m, 149242 m/sec, 34355805 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 32/268 22/32 ProductionCell-PT-none-CTLFireability-02 5012636 m, 180094 m/sec, 41086377 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 37/268 26/32 ProductionCell-PT-none-CTLFireability-02 5977102 m, 192893 m/sec, 48081305 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 42/268 30/32 ProductionCell-PT-none-CTLFireability-02 6938577 m, 192295 m/sec, 55172956 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ProductionCell-PT-none-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 4 0 0 10 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 46 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 287 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for ProductionCell-PT-none-CTLFireability-14
lola: result : true
lola: markings : 58
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 ProductionCell-PT-none-CTLFireability-13
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 5/344 9/32 ProductionCell-PT-none-CTLFireability-13 2188377 m, 437675 m/sec, 7667778 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 10/344 15/32 ProductionCell-PT-none-CTLFireability-13 3814286 m, 325181 m/sec, 15764441 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 15/344 21/32 ProductionCell-PT-none-CTLFireability-13 5295316 m, 296206 m/sec, 23784423 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 20/344 26/32 ProductionCell-PT-none-CTLFireability-13 6609449 m, 262826 m/sec, 31218307 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 AGEF EXCL 25/344 31/32 ProductionCell-PT-none-CTLFireability-13 7980060 m, 274122 m/sec, 39225232 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for ProductionCell-PT-none-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 24 ProductionCell-PT-none-CTLFireability-08
lola: time limit : 379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 5/379 7/32 ProductionCell-PT-none-CTLFireability-08 1647705 m, 329541 m/sec, 7754788 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 10/379 13/32 ProductionCell-PT-none-CTLFireability-08 3213735 m, 313206 m/sec, 16113097 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 15/379 18/32 ProductionCell-PT-none-CTLFireability-08 4539465 m, 265146 m/sec, 23865761 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 20/379 23/32 ProductionCell-PT-none-CTLFireability-08 5970691 m, 286245 m/sec, 31563118 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 25/379 28/32 ProductionCell-PT-none-CTLFireability-08 7278784 m, 261618 m/sec, 39005956 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for ProductionCell-PT-none-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: DISJ 0 2 0 0 11 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 ProductionCell-PT-none-CTLFireability-06
lola: time limit : 423 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ProductionCell-PT-none-CTLFireability-06
lola: result : false
lola: markings : 839588
lola: fired transitions : 3288153
lola: time used : 2.000000
lola: memory pages used : 4
lola: LAUNCH task # 71 (type EXCL) for 46 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 483 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for ProductionCell-PT-none-CTLFireability-14
lola: result : true
lola: markings : 222
lola: fired transitions : 406
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ProductionCell-PT-none-CTLFireability-00
lola: time limit : 677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ProductionCell-PT-none-CTLFireability-00
lola: result : true
lola: markings : 96
lola: fired transitions : 205
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ProductionCell-PT-none-CTLFireability-10
lola: time limit : 846 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ProductionCell-PT-none-CTLFireability-10
lola: result : true
lola: markings : 686433
lola: fired transitions : 2881655
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 29 (type EXCL) for 24 ProductionCell-PT-none-CTLFireability-08
lola: time limit : 1128 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 1/1128 3/32 ProductionCell-PT-none-CTLFireability-08 493351 m, 98670 m/sec, 1663773 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 6/1128 11/32 ProductionCell-PT-none-CTLFireability-08 2399253 m, 381180 m/sec, 8610915 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 11/1128 18/32 ProductionCell-PT-none-CTLFireability-08 4119804 m, 344110 m/sec, 15427509 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 16/1128 25/32 ProductionCell-PT-none-CTLFireability-08 5901427 m, 356324 m/sec, 22638460 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for ProductionCell-PT-none-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ProductionCell-PT-none-CTLFireability-03
lola: time limit : 1682 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ProductionCell-PT-none-CTLFireability-03
lola: result : true
lola: markings : 113
lola: fired transitions : 459
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 3364 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/3364 6/32 ProductionCell-PT-none-CTLFireability-05 1234654 m, 246930 m/sec, 8209742 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/3364 13/32 ProductionCell-PT-none-CTLFireability-05 2966582 m, 346385 m/sec, 16073574 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/3364 20/32 ProductionCell-PT-none-CTLFireability-05 4723227 m, 351329 m/sec, 23123073 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/3364 28/32 ProductionCell-PT-none-CTLFireability-05 6486386 m, 352631 m/sec, 30539645 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for ProductionCell-PT-none-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-01: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-02: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-03: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-04: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-05: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-08: CONJ unknown CONJ
ProductionCell-PT-none-CTLFireability-09: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-12: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-13: AGEF unknown AGGR
ProductionCell-PT-none-CTLFireability-14: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL true CTL model checker


Time elapsed: 261 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ProductionCell-PT-none"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ProductionCell-PT-none, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089410800002"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ProductionCell-PT-none.tgz
mv ProductionCell-PT-none execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;