fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r144-tall-162089134700234
Last Updated
Jun 28, 2021

About the Execution of LoLA for ParamProductionCell-PT-1

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
78.924 40.00 60.00 0.00 F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r144-tall-162089134700234.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ParamProductionCell-PT-1, examination is Liveness
Time confinement is 1800 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r144-tall-162089134700234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 592K
-rw-r--r-- 1 mcc users 23K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 146K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 92K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 4.1K Mar 28 16:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 28 16:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Mar 27 06:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 06:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Mar 25 07:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 25 07:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 174K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

FORMULA_NAME Liveness

=== Now, execution of the tool begins

BK_START 1620945174902

starting LoLA
BK_INPUT ParamProductionCell-PT-1
BK_EXAMINATION: Liveness
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
GlobalProperty: Liveness

FORMULA Liveness FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620945174942

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: LAUNCH SYMM
lola: ..... CU_lower_Pstart: true
lola: ..... A1L_rot2_Pstop: false
lola: INDIVIDUAL RESULTS
lola: DB_deliver_Pstart: void (by not produced)
lola: A1L_rot3_Pstart: void (by not produced)
lola: forge_Pstop: void (by not produced)
lola: A2U_ret_Cstop: void (by not produced)
lola: A1L_rot2_Pstop: false (by universal search)
lola: A2L_grasp: void (by not produced)
lola: A1U_rot3_Pstart: void (by not produced)
lola: press_lock_input_area: void (by not produced)
lola: A1L_ext_csc: void (by not produced)
lola: CU_lift_Pstop: void (by not produced)
lola: A1U_c1: void (by not produced)
lola: A1U_c2: void (by not produced)
lola: A1U_c3: void (by not produced)
lola: A1L_ret_Pstop: void (by not produced)
lola: CL_lift_Cstop: void (by not produced)
lola: CL_lift_Pstart: void (by not produced)
lola: CU_lower_csc: void (by not produced)
lola: A2L_rot3_Pstop: void (by not produced)
lola: A2L_c1: void (by not produced)
lola: A2L_c2: void (by not produced)
lola: A2L_c3: void (by not produced)
lola: TL_lower_Cstop: void (by not produced)
lola: CU_lift_Pstart: void (by not produced)
lola: TU_rot_Pstart: void (by not produced)
lola: TU_rot_Cstop: void (by not produced)
lola: arm2_lock_input_area: void (by not produced)
lola: A1L_rot1_Pstop: void (by not produced)
lola: TL_rot_csc: void (by not produced)
lola: CL_trans_Pstop: void (by not produced)
lola: DB_trans_Pstop: void (by not produced)
lola: A1U_rot3_Pstop: void (by not produced)
lola: CU_trans_Pstop: void (by not produced)
lola: A2U_ungrasp: void (by not produced)
lola: arm1_lock_swivel_1: void (by not produced)
lola: arm1_lock_swivel_2: void (by not produced)
lola: A1L_rot3_Cstop: void (by not produced)
lola: A2L_rot2_Pstop: void (by not produced)
lola: TU_lift_Cstop: void (by not produced)
lola: CL_lift_csc: void (by not produced)
lola: A2L_rot3_Pstart: void (by not produced)
lola: CL_trans_csc: void (by not produced)
lola: A2L_ext_Pstop: void (by not produced)
lola: A1L_rot1_csc: void (by not produced)
lola: A2U_rot2_csc: void (by not produced)
lola: A2U_rot3_Pstart: void (by not produced)
lola: forge_csc: void (by not produced)
lola: A1U_rot2_Pstop: void (by not produced)
lola: CU_lower_Pstart: true (by goal oriented search)
lola: forge_Cstop: void (by not produced)
lola: A1L_rot2_Cstop: void (by not produced)
lola: A2L_rot1_Pstop: void (by not produced)
lola: CU_lift_Cstop: void (by not produced)
lola: A1L_ret_Cstop: void (by not produced)
lola: A2U_rot3_Pstop: void (by not produced)
lola: A2L_rot3_Cstop: void (by not produced)
lola: A1U_rot1_Pstop: void (by not produced)
lola: A1U_ret_Pstop: void (by not produced)
lola: A1L_rot1_Cstop: void (by not produced)
lola: FB_trans_Pstart: void (by not produced)
lola: CL_trans_Cstop: void (by not produced)
lola: DB_trans_Cstop: void (by not produced)
lola: A1U_rot3_Cstop: void (by not produced)
lola: PL_lower_csc: void (by not produced)
lola: A2U_rot2_Pstop: void (by not produced)
lola: CU_trans_Cstop: void (by not produced)
lola: A2L_rot2_Cstop: void (by not produced)
lola: A1L_rot2_Pstart: void (by not produced)
lola: A1L_grasp: void (by not produced)
lola: A2L_ext_Cstop: void (by not produced)
lola: A1U_rot2_Pstart: void (by not produced)
lola: A2L_rot2_csc: void (by not produced)
lola: PL_lower_Pstop: void (by not produced)
lola: press_lock_output_area: void (by not produced)
lola: A1U_rot2_Cstop: void (by not produced)
lola: A1U_rot2_csc: void (by not produced)
lola: A2U_rot1_Pstop: void (by not produced)
lola: crane_lock_input_area: void (by not produced)
lola: A2U_ret_csc: void (by not produced)
lola: PU_lower_Pstop: void (by not produced)
lola: A1U_ungrasp: void (by not produced)
lola: A2L_rot1_Cstop: void (by not produced)
lola: CU_trans_csc: void (by not produced)
lola: A2U_ext_Pstop: void (by not produced)
lola: FB_trans_Pstop: void (by not produced)
lola: FB_deliver_Pstop: void (by not produced)
lola: A2U_rot3_Cstop: void (by not produced)
lola: TL_lower_Pstart: void (by not produced)
lola: A2U_c1: void (by not produced)
lola: A2U_c2: void (by not produced)
lola: A2U_c3: void (by not produced)
lola: TU_lift_Pstart: void (by not produced)
lola: A1U_rot1_Cstop: void (by not produced)
lola: crane_lock_output_area: void (by not produced)
lola: A1U_ret_Cstop: void (by not produced)
lola: arm1_lock_output_area: void (by not produced)
lola: A2L_rot2_Pstart: void (by not produced)
lola: DB_deliver_csc: void (by not produced)
lola: A2U_rot2_Cstop: void (by not produced)
lola: A2U_ext_csc: void (by not produced)
lola: A2U_rot2_Pstart: void (by not produced)
lola: A1L_ret_Pstart: void (by not produced)
lola: DB_deliver_Pstop: void (by not produced)
lola: PU_lower_csc: void (by not produced)
lola: PL_lower_Cstop: void (by not produced)
lola: deposit_belt_lock_input_area: void (by not produced)
lola: A1L_rot2_csc: void (by not produced)
lola: A2U_rot3_csc: void (by not produced)
lola: A2U_rot1_Cstop: void (by not produced)
lola: PU_lower_Cstop: void (by not produced)
lola: CL_lower_Pstop: void (by not produced)
lola: A2U_ext_Cstop: void (by not produced)
lola: FB_trans_Cstop: void (by not produced)
lola: FB_deliver_Cstop: void (by not produced)
lola: CU_lower_Pstop: void (by not produced)
lola: A1L_ext_Pstop: void (by not produced)
lola: CL_grasp: void (by not produced)
lola: TL_lower_csc: void (by not produced)
lola: A2L_ret_Pstart: void (by not produced)
lola: arm1_lock_input_area: void (by not produced)
lola: A1U_ret_csc: void (by not produced)
lola: A2L_ret_Pstop: void (by not produced)
lola: TU_lift_csc: void (by not produced)
lola: A1L_rot1_Pstart: void (by not produced)
lola: CL_trans_Pstart: void (by not produced)
lola: A1U_rot1_Pstart: void (by not produced)
lola: A1U_ret_Pstart: void (by not produced)
lola: DB_deliver_Cstop: void (by not produced)
lola: TL_rot_Pstop: void (by not produced)
lola: A2L_ret_csc: void (by not produced)
lola: A1L_c1: void (by not produced)
lola: A1L_c2: void (by not produced)
lola: A1L_c3: void (by not produced)
lola: DB_trans_csc: void (by not produced)
lola: A2L_rot3_csc: void (by not produced)
lola: PL_lower_Pstart: void (by not produced)
lola: A1U_ext_csc: void (by not produced)
lola: A1L_ext_Pstart: void (by not produced)
lola: FB_deliver_csc: void (by not produced)
lola: CL_lower_Cstop: void (by not produced)
lola: A1U_rot3_csc: void (by not produced)
lola: CU_lower_Cstop: void (by not produced)
lola: A2U_ret_Pstart: void (by not produced)
lola: A2L_rot1_Pstart: void (by not produced)
lola: A1L_ext_Cstop: void (by not produced)
lola: A2U_rot1_Pstart: void (by not produced)
lola: TU_rot_csc: void (by not produced)
lola: A2L_ret_Cstop: void (by not produced)
lola: A2L_ext_csc: void (by not produced)
lola: table_lock_input_area: void (by not produced)
lola: A2U_rot1_csc: void (by not produced)
lola: forge_Pstart: void (by not produced)
lola: arm2_lock_swivel_1: void (by not produced)
lola: arm2_lock_swivel_2: void (by not produced)
lola: A1U_ext_Pstop: void (by not produced)
lola: feed_belt_lock_output_area: void (by not produced)
lola: A2L_ext_Pstart: void (by not produced)
lola: A2U_ret_Pstop: void (by not produced)
lola: CL_lower_csc: void (by not produced)
lola: CU_ungrasp: void (by not produced)
lola: FB_trans_csc: void (by not produced)
lola: TL_rot_Cstop: void (by not produced)
lola: deposit_belt_lock_output_area: void (by not produced)
lola: CU_trans_Pstart: void (by not produced)
lola: CL_lift_Pstop: void (by not produced)
lola: A1U_ext_Pstart: void (by not produced)
lola: TL_lower_Pstop: void (by not produced)
lola: A1L_rot3_csc: void (by not produced)
lola: TU_rot_Pstop: void (by not produced)
lola: DB_trans_Pstart: void (by not produced)
lola: A1L_ret_csc: void (by not produced)
lola: feed_belt_lock_input_area: void (by not produced)
lola: PU_lower_Pstart: void (by not produced)
lola: CL_lower_Pstart: void (by not produced)
lola: A1L_rot3_Pstop: void (by not produced)
lola: TU_lift_Pstop: void (by not produced)
lola: A2L_rot1_csc: void (by not produced)
lola: arm2_lock_output_area: void (by not produced)
lola: CU_lift_csc: void (by not produced)
lola: FB_deliver_Pstart: void (by not produced)
lola: A1U_ext_Cstop: void (by not produced)
lola: A1U_rot1_csc: void (by not produced)
lola: A2U_ext_Pstart: void (by not produced)
lola: table_lock_output_area_TL_rot_Pstart: void (by not produced)
lola: The net is not live
lola: ..... PU_lower_Pstart: true
lola: Example for violating transition: A1L_rot2_Pstop

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-1"
export BK_EXAMINATION="Liveness"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="1800"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-1, examination is Liveness"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r144-tall-162089134700234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-1.tgz
mv ParamProductionCell-PT-1 execution
cd execution
if [ "Liveness" = "ReachabilityDeadlock" ] || [ "Liveness" = "UpperBounds" ] || [ "Liveness" = "QuasiLiveness" ] || [ "Liveness" = "StableMarking" ] || [ "Liveness" = "Liveness" ] || [ "Liveness" = "OneSafe" ] || [ "Liveness" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "Liveness" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "Liveness" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "Liveness.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property Liveness.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "Liveness.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' Liveness.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "Liveness" = "ReachabilityDeadlock" ] || [ "Liveness" = "QuasiLiveness" ] || [ "Liveness" = "StableMarking" ] || [ "Liveness" = "Liveness" ] || [ "Liveness" = "OneSafe" ] ; then
echo "FORMULA_NAME Liveness"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;