About the Execution of LoLA for Peterson-PT-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2769.468 | 179398.00 | 183587.00 | 344.50 | FTTTTTFTTTFFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122400610.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is Peterson-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122400610
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 132K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 555K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 104K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 464K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 16K Mar 28 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Mar 28 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 21K Mar 28 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 77K Mar 28 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Mar 27 06:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 59K Mar 27 06:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Mar 25 08:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Mar 25 08:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.6K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 253K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-3-CTLFireability-00
FORMULA_NAME Peterson-PT-3-CTLFireability-01
FORMULA_NAME Peterson-PT-3-CTLFireability-02
FORMULA_NAME Peterson-PT-3-CTLFireability-03
FORMULA_NAME Peterson-PT-3-CTLFireability-04
FORMULA_NAME Peterson-PT-3-CTLFireability-05
FORMULA_NAME Peterson-PT-3-CTLFireability-06
FORMULA_NAME Peterson-PT-3-CTLFireability-07
FORMULA_NAME Peterson-PT-3-CTLFireability-08
FORMULA_NAME Peterson-PT-3-CTLFireability-09
FORMULA_NAME Peterson-PT-3-CTLFireability-10
FORMULA_NAME Peterson-PT-3-CTLFireability-11
FORMULA_NAME Peterson-PT-3-CTLFireability-12
FORMULA_NAME Peterson-PT-3-CTLFireability-13
FORMULA_NAME Peterson-PT-3-CTLFireability-14
FORMULA_NAME Peterson-PT-3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620961924974
starting LoLA
BK_INPUT Peterson-PT-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA Peterson-PT-3-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620962104372
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-PT-3-CTLFireability-02
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/211 2/32 Peterson-PT-3-CTLFireability-02 312612 m, 62522 m/sec, 1866844 t fired, .
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/211 3/32 Peterson-PT-3-CTLFireability-02 613496 m, 60176 m/sec, 3667682 t fired, .
Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/211 5/32 Peterson-PT-3-CTLFireability-02 904354 m, 58171 m/sec, 5404035 t fired, .
Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/211 6/32 Peterson-PT-3-CTLFireability-02 1199917 m, 59112 m/sec, 7164445 t fired, .
Time elapsed: 25 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/211 8/32 Peterson-PT-3-CTLFireability-02 1503980 m, 60812 m/sec, 8974839 t fired, .
Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/211 9/32 Peterson-PT-3-CTLFireability-02 1798537 m, 58911 m/sec, 10729123 t fired, .
Time elapsed: 35 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/211 10/32 Peterson-PT-3-CTLFireability-02 2094794 m, 59251 m/sec, 12492969 t fired, .
Time elapsed: 40 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/211 12/32 Peterson-PT-3-CTLFireability-02 2382475 m, 57536 m/sec, 14210256 t fired, .
Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/211 13/32 Peterson-PT-3-CTLFireability-02 2672700 m, 58045 m/sec, 15942100 t fired, .
Time elapsed: 50 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/211 14/32 Peterson-PT-3-CTLFireability-02 2963687 m, 58197 m/sec, 17675220 t fired, .
Time elapsed: 55 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/211 16/32 Peterson-PT-3-CTLFireability-02 3258731 m, 59008 m/sec, 19430720 t fired, .
Time elapsed: 60 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for Peterson-PT-3-CTLFireability-02
lola: result : true
lola: markings : 3407946
lola: fired transitions : 20324615
lola: time used : 57.000000
lola: memory pages used : 17
lola: LAUNCH task # 50 (type EXCL) for 49 Peterson-PT-3-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 2/221 2/32 Peterson-PT-3-CTLFireability-15 367253 m, 73450 m/sec, 1980585 t fired, .
Time elapsed: 65 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 7/221 5/32 Peterson-PT-3-CTLFireability-15 1043806 m, 135310 m/sec, 5789067 t fired, .
Time elapsed: 70 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 12/221 8/32 Peterson-PT-3-CTLFireability-15 1680629 m, 127364 m/sec, 9472072 t fired, .
Time elapsed: 75 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 50 (type EXCL) for Peterson-PT-3-CTLFireability-15
lola: result : false
lola: markings : 1793475
lola: fired transitions : 10129678
lola: time used : 13.000000
lola: memory pages used : 9
lola: LAUNCH task # 47 (type EXCL) for 46 Peterson-PT-3-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for Peterson-PT-3-CTLFireability-14
lola: result : true
lola: markings : 252819
lola: fired transitions : 1295745
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 44 (type EXCL) for 43 Peterson-PT-3-CTLFireability-13
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for Peterson-PT-3-CTLFireability-13
lola: result : false
lola: markings : 339
lola: fired transitions : 555
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 Peterson-PT-3-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 2/270 3/32 Peterson-PT-3-CTLFireability-11 445634 m, 89126 m/sec, 2138138 t fired, .
Time elapsed: 80 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 7/270 6/32 Peterson-PT-3-CTLFireability-11 1229718 m, 156816 m/sec, 5910817 t fired, .
Time elapsed: 85 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for Peterson-PT-3-CTLFireability-11
lola: result : false
lola: markings : 1884253
lola: fired transitions : 9042343
lola: time used : 12.000000
lola: memory pages used : 9
lola: LAUNCH task # 35 (type EXCL) for 34 Peterson-PT-3-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for Peterson-PT-3-CTLFireability-10
lola: result : false
lola: markings : 201
lola: fired transitions : 494
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 Peterson-PT-3-CTLFireability-07
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 0/319 1/32 Peterson-PT-3-CTLFireability-07 83953 m, 16790 m/sec, 484195 t fired, .
Time elapsed: 90 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/319 4/32 Peterson-PT-3-CTLFireability-07 679498 m, 119109 m/sec, 3927920 t fired, .
Time elapsed: 95 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/319 6/32 Peterson-PT-3-CTLFireability-07 1248734 m, 113847 m/sec, 7194487 t fired, .
Time elapsed: 100 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/319 9/32 Peterson-PT-3-CTLFireability-07 1833763 m, 117005 m/sec, 10529201 t fired, .
Time elapsed: 105 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/319 12/32 Peterson-PT-3-CTLFireability-07 2379671 m, 109181 m/sec, 13645914 t fired, .
Time elapsed: 110 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/319 14/32 Peterson-PT-3-CTLFireability-07 2923358 m, 108737 m/sec, 16748074 t fired, .
Time elapsed: 115 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 26 (type EXCL) for Peterson-PT-3-CTLFireability-07
lola: result : true
lola: markings : 3407946
lola: fired transitions : 19507261
lola: time used : 30.000000
lola: memory pages used : 17
lola: LAUNCH task # 23 (type EXCL) for 18 Peterson-PT-3-CTLFireability-06
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for Peterson-PT-3-CTLFireability-06
lola: result : true
lola: markings : 109
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 18 Peterson-PT-3-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for Peterson-PT-3-CTLFireability-06
lola: result : false
lola: markings : 115
lola: fired transitions : 144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Peterson-PT-3-CTLFireability-05
lola: time limit : 435 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Peterson-PT-3-CTLFireability-05
lola: result : true
lola: markings : 76
lola: fired transitions : 167
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-PT-3-CTLFireability-04
lola: time limit : 497 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Peterson-PT-3-CTLFireability-04
lola: result : true
lola: markings : 36
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-PT-3-CTLFireability-03
lola: time limit : 580 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 0/580 1/32 Peterson-PT-3-CTLFireability-03 79451 m, 15890 m/sec, 449469 t fired, .
Time elapsed: 120 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/580 4/32 Peterson-PT-3-CTLFireability-03 701007 m, 124311 m/sec, 3929813 t fired, .
Time elapsed: 125 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/580 7/32 Peterson-PT-3-CTLFireability-03 1292420 m, 118282 m/sec, 7189924 t fired, .
Time elapsed: 130 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/580 9/32 Peterson-PT-3-CTLFireability-03 1882491 m, 118014 m/sec, 10472649 t fired, .
Time elapsed: 135 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/580 12/32 Peterson-PT-3-CTLFireability-03 2435533 m, 110608 m/sec, 13554118 t fired, .
Time elapsed: 140 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/580 15/32 Peterson-PT-3-CTLFireability-03 2994837 m, 111860 m/sec, 16642582 t fired, .
Time elapsed: 145 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 82621 m/sec, 19886866 t fired, .
Time elapsed: 150 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 0 m/sec, 23529029 t fired, .
Time elapsed: 155 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 0 m/sec, 27183431 t fired, .
Time elapsed: 160 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 0 m/sec, 30891352 t fired, .
Time elapsed: 165 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 0 m/sec, 34569003 t fired, .
Time elapsed: 170 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/580 17/32 Peterson-PT-3-CTLFireability-03 3407946 m, 0 m/sec, 38224034 t fired, .
Time elapsed: 175 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for Peterson-PT-3-CTLFireability-03
lola: result : true
lola: markings : 3407946
lola: fired transitions : 39389698
lola: time used : 57.000000
lola: memory pages used : 17
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-3-CTLFireability-01
lola: time limit : 684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Peterson-PT-3-CTLFireability-01
lola: result : true
lola: markings : 2089
lola: fired transitions : 7629
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-3-CTLFireability-00
lola: time limit : 855 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Peterson-PT-3-CTLFireability-00
lola: result : false
lola: markings : 2118
lola: fired transitions : 3594
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 Peterson-PT-3-CTLFireability-09
lola: time limit : 1141 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for Peterson-PT-3-CTLFireability-09
lola: result : true
lola: markings : 230066
lola: fired transitions : 1348173
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 Peterson-PT-3-CTLFireability-08
lola: time limit : 1711 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for Peterson-PT-3-CTLFireability-08
lola: result : true
lola: markings : 104726
lola: fired transitions : 652583
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 Peterson-PT-3-CTLFireability-12
lola: time limit : 3421 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for Peterson-PT-3-CTLFireability-12
lola: result : false
lola: markings : 205967
lola: fired transitions : 1080979
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: CTL true CTL model checker
Peterson-PT-3-CTLFireability-02: CTL true CTL model checker
Peterson-PT-3-CTLFireability-03: CTL true CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: CTL true CTL model checker
Peterson-PT-3-CTLFireability-06: CONJ false CTL model checker
Peterson-PT-3-CTLFireability-07: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL false CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
Time elapsed: 180 secs. Pages in use: 17
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is Peterson-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122400610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-3.tgz
mv Peterson-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;