fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r137-tall-162089122400596
Last Updated
Jun 28, 2021

About the Execution of LoLA for Peterson-COL-7

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1253.039 40417.00 45162.00 166.70 TTFTFFFFTFFTFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122400596.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is Peterson-COL-7, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122400596
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 428K
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 16K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 114K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 27 07:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 07:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 25 08:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 08:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 47K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-COL-7-00
FORMULA_NAME Peterson-COL-7-01
FORMULA_NAME Peterson-COL-7-02
FORMULA_NAME Peterson-COL-7-03
FORMULA_NAME Peterson-COL-7-04
FORMULA_NAME Peterson-COL-7-05
FORMULA_NAME Peterson-COL-7-06
FORMULA_NAME Peterson-COL-7-07
FORMULA_NAME Peterson-COL-7-08
FORMULA_NAME Peterson-COL-7-09
FORMULA_NAME Peterson-COL-7-10
FORMULA_NAME Peterson-COL-7-11
FORMULA_NAME Peterson-COL-7-12
FORMULA_NAME Peterson-COL-7-13
FORMULA_NAME Peterson-COL-7-14
FORMULA_NAME Peterson-COL-7-15

=== Now, execution of the tool begins

BK_START 1620961449992

starting LoLA
BK_INPUT Peterson-COL-7
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality

FORMULA Peterson-COL-7-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-COL-7-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620961490409

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SKEL/SRCH) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 50 Peterson-COL-7-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SKEL/SRCH) for 0 Peterson-COL-7-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/SRCH) for 3 Peterson-COL-7-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH INITIAL
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 Peterson-COL-7-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 2048, Transitions: 3208
lola: FINISHED task # 64 (type SKEL/SRCH) for Peterson-COL-7-10
lola: result : false
lola: markings : 17
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 65 (type SKEL/SRCH) for Peterson-COL-7-14
lola: result : false
lola: markings : 35
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type SKEL/SRCH) for 43 Peterson-COL-7-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for Peterson-COL-7-13
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 8 (type SKEL/CNST) for Peterson-COL-7-02
lola: result : false
lola: FINISHED task # 57 (type SKEL/SRCH) for Peterson-COL-7-01
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type SKEL/SRCH) for 12 Peterson-COL-7-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/SRCH) for 15 Peterson-COL-7-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 21 Peterson-COL-7-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 71 (type SKEL/SRCH) for Peterson-COL-7-05
lola: result : false
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 67 (type SKEL/SRCH) for Peterson-COL-7-07
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: @ trans ContinueLoop
lola: LAUNCH task # 63 (type SKEL/FNDP) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/EQUN) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans Ask
lola: @ trans NoIdentity
lola: FINISHED task # 63 (type SKEL/FNDP) for Peterson-COL-7-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 75 (type EQUN) for Peterson-COL-7-10 (obsolete)
lola: LAUNCH task # 72 (type SKEL/SRCH) for 27 Peterson-COL-7-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH) for 18 Peterson-COL-7-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/EQUN) for Peterson-COL-7-10
lola: result : unknown
lola: @ trans EndLoop
lola: FINISHED task # 58 (type SKEL/SRCH) for Peterson-COL-7-06
lola: result : false
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: @ trans UpdateTurn
lola: LAUNCH task # 59 (type SKEL/SRCH) for 9 Peterson-COL-7-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for Peterson-COL-7-09
lola: result : false
lola: markings : 1424
lola: fired transitions : 2915
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type SKEL/SRCH) for 40 Peterson-COL-7-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans ProgressTurn
lola: @ trans NotAlone
lola: @ trans TurnDiff
lola: FINISHED task # 60 (type SKEL/SRCH) for Peterson-COL-7-12
lola: result : false
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type SKEL/SRCH) for 24 Peterson-COL-7-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans TurnEqual
lola: FINISHED task # 59 (type SKEL/SRCH) for Peterson-COL-7-03
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type SKEL/SRCH) for 43 Peterson-COL-7-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for Peterson-COL-7-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type SKEL/SRCH) for 37 Peterson-COL-7-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans Identity
lola: @ trans Alone1
lola: FINISHED task # 73 (type SKEL/SRCH) for Peterson-COL-7-04
lola: result : false
lola: markings : 12999
lola: fired transitions : 90289
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type SKEL/SRCH) for 53 Peterson-COL-7-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans Loop
lola: @ trans AccessCS
lola: @ trans BecomeIdle
lola: FINISHED task # 74 (type SKEL/SRCH) for Peterson-COL-7-15
lola: result : false
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 56 (type SKEL/SRCH) for Peterson-COL-7-00
lola: result : true
lola: markings : 25743
lola: fired transitions : 180184
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 69 (type SKEL/SRCH) for Peterson-COL-7-13
lola: result : false
lola: markings : 10011
lola: fired transitions : 35980
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 70 (type SKEL/SRCH) for Peterson-COL-7-11
lola: result : true
lola: markings : 12871
lola: fired transitions : 90091
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:102
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Rule S: 112 transitions removed,56 places removed
lola: planning for (null) stopped (result already fixed).
lola: planning for Peterson-COL-7-01 stopped (result already fixed).
lola: planning for Peterson-COL-7-03 stopped (result already fixed).
lola: planning for Peterson-COL-7-08 stopped (result already fixed).
lola: LAUNCH INITIAL
lola: planning for Peterson-COL-7-11 stopped (result already fixed).
lola: LAUNCH task # 46 (type CNST) for 43 Peterson-COL-7-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 46 (type CNST) for Peterson-COL-7-13
lola: result : false
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 51 (type EXCL) for 50 Peterson-COL-7-14
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for Peterson-COL-7-14
lola: result : false
lola: markings : 18
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Peterson-COL-7-09
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 79 (type FNDP) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type EQUN) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 82 (type SRCH) for 30 Peterson-COL-7-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SRCH) for Peterson-COL-7-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 79 (type FNDP) for Peterson-COL-7-10
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 80 (type EQUN) for Peterson-COL-7-10 (obsolete)
sara: try reading problem file /home/mcc/execution/LTLCardinality-80.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 2/513 1/32 Peterson-COL-7-09 11159 m, 2231 m/sec, 27757 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 80 (type EQUN) for Peterson-COL-7-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 7/513 1/32 Peterson-COL-7-09 52208 m, 8209 m/sec, 149019 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 12/513 2/32 Peterson-COL-7-09 93145 m, 8187 m/sec, 281532 t fired, .

Time elapsed: 16 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 17/513 3/32 Peterson-COL-7-09 133721 m, 8115 m/sec, 412886 t fired, .

Time elapsed: 21 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 22/513 3/32 Peterson-COL-7-09 174918 m, 8239 m/sec, 550989 t fired, .

Time elapsed: 26 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 27/513 4/32 Peterson-COL-7-09 217671 m, 8550 m/sec, 692232 t fired, .

Time elapsed: 31 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 32/513 4/32 Peterson-COL-7-09 261384 m, 8742 m/sec, 837266 t fired, .

Time elapsed: 36 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-7-04: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-05: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-06: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-07: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-09: LTL 0 0 1 0 1 0 0 0
Peterson-COL-7-12: LTL 0 1 0 0 1 0 0 0
Peterson-COL-7-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 37/513 5/32 Peterson-COL-7-09 305199 m, 8763 m/sec, 994624 t fired, .

Time elapsed: 41 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 28 (type EXCL) for Peterson-COL-7-09
lola: result : false
lola: markings : 306022
lola: fired transitions : 998635
lola: time used : 37.000000
lola: memory pages used : 5
lola: LAUNCH task # 54 (type EXCL) for 53 Peterson-COL-7-15
lola: time limit : 593 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Peterson-COL-7-15
lola: result : false
lola: markings : 26
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 Peterson-COL-7-12
lola: time limit : 711 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for Peterson-COL-7-12
lola: result : false
lola: markings : 22
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-COL-7-06
lola: time limit : 889 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Peterson-COL-7-06
lola: result : false
lola: markings : 158
lola: fired transitions : 158
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Peterson-COL-7-05
lola: time limit : 1186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Peterson-COL-7-05
lola: result : false
lola: markings : 22
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Peterson-COL-7-07
lola: time limit : 1779 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Peterson-COL-7-07
lola: result : false
lola: markings : 30
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-COL-7-04
lola: time limit : 3559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Peterson-COL-7-04
lola: result : false
lola: markings : 24
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-7-00: LTL true skeleton: LTL model checker
Peterson-COL-7-01: LTL true skeleton: LTL model checker
Peterson-COL-7-02: INITIAL false skeleton: preprocessing
Peterson-COL-7-03: LTL true skeleton: LTL model checker
Peterson-COL-7-04: LTL false LTL model checker
Peterson-COL-7-05: LTL false LTL model checker
Peterson-COL-7-06: LTL false LTL model checker
Peterson-COL-7-07: LTL false LTL model checker
Peterson-COL-7-08: LTL true skeleton: LTL model checker
Peterson-COL-7-09: LTL false LTL model checker
Peterson-COL-7-10: CONJ false findpath
Peterson-COL-7-11: LTL true skeleton: LTL model checker
Peterson-COL-7-12: LTL false LTL model checker
Peterson-COL-7-13: CONJ false preprocessing
Peterson-COL-7-14: LTL false LTL model checker
Peterson-COL-7-15: LTL false LTL model checker


Time elapsed: 41 secs. Pages in use: 5

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-COL-7"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is Peterson-COL-7, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122400596"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Peterson-COL-7.tgz
mv Peterson-COL-7 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;