About the Execution of LoLA for PermAdmissibility-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6167.596 | 908190.00 | 923988.00 | 2033.20 | ?FT???T?T?F?T?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122300530.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is PermAdmissibility-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122300530
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 34K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 258K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 160K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 789K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Mar 28 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 16K Mar 28 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 65K Mar 28 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.1K Mar 27 06:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 30K Mar 27 06:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Mar 25 08:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 25 08:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 484K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-00
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-01
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-02
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-03
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-04
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-05
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-06
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-07
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-08
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-09
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-10
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-11
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-12
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-13
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-14
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620953189094
starting LoLA
BK_INPUT PermAdmissibility-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA PermAdmissibility-PT-10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620954097284
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 56 (type SKEL/SRCH) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 57 (type FNDP) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 59 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 60 (type SRCH) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type FNDP) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: CANCELED task # 58 (type EQUN) for PermAdmissibility-PT-10-CTLFireability-02 (obsolete)
lola: LAUNCH task # 9 (type EXCL) for 6 PermAdmissibility-PT-10-CTLFireability-02
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 PermAdmissibility-PT-10-CTLFireability-07
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 4/224 4/32 PermAdmissibility-PT-10-CTLFireability-07 705065 m, 141013 m/sec, 2755881 t fired, .
Time elapsed: 12 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 9/224 6/32 PermAdmissibility-PT-10-CTLFireability-07 1371550 m, 133297 m/sec, 5691399 t fired, .
Time elapsed: 17 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 14/224 9/32 PermAdmissibility-PT-10-CTLFireability-07 2001011 m, 125892 m/sec, 8588171 t fired, .
Time elapsed: 22 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 58 (type EQUN) for PermAdmissibility-PT-10-CTLFireability-02
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 19/224 11/32 PermAdmissibility-PT-10-CTLFireability-07 2552389 m, 110275 m/sec, 11470849 t fired, .
Time elapsed: 27 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 24/224 14/32 PermAdmissibility-PT-10-CTLFireability-07 3094804 m, 108483 m/sec, 14388042 t fired, .
Time elapsed: 32 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 29/224 16/32 PermAdmissibility-PT-10-CTLFireability-07 3575049 m, 96049 m/sec, 17280474 t fired, .
Time elapsed: 37 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 34/224 18/32 PermAdmissibility-PT-10-CTLFireability-07 4177647 m, 120519 m/sec, 20229335 t fired, .
Time elapsed: 42 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 39/224 21/32 PermAdmissibility-PT-10-CTLFireability-07 4743754 m, 113221 m/sec, 23127586 t fired, .
Time elapsed: 47 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 44/224 23/32 PermAdmissibility-PT-10-CTLFireability-07 5233936 m, 98036 m/sec, 26032897 t fired, .
Time elapsed: 52 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 49/224 25/32 PermAdmissibility-PT-10-CTLFireability-07 5735265 m, 100265 m/sec, 28961577 t fired, .
Time elapsed: 57 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 54/224 27/32 PermAdmissibility-PT-10-CTLFireability-07 6153701 m, 83687 m/sec, 31855977 t fired, .
Time elapsed: 62 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 59/224 28/32 PermAdmissibility-PT-10-CTLFireability-07 6576912 m, 84642 m/sec, 34759700 t fired, .
Time elapsed: 67 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 64/224 30/32 PermAdmissibility-PT-10-CTLFireability-07 6999828 m, 84583 m/sec, 37673698 t fired, .
Time elapsed: 72 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-PT-10-CTLFireability-15
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-15
lola: result : true
lola: markings : 172
lola: fired transitions : 507
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 PermAdmissibility-PT-10-CTLFireability-14
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-14
lola: result : true
lola: markings : 165
lola: fired transitions : 169
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-PT-10-CTLFireability-13
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/271 2/32 PermAdmissibility-PT-10-CTLFireability-13 243560 m, 48712 m/sec, 2958972 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/271 2/32 PermAdmissibility-PT-10-CTLFireability-13 462818 m, 43851 m/sec, 6012901 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/271 3/32 PermAdmissibility-PT-10-CTLFireability-13 690534 m, 45543 m/sec, 9032281 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/271 4/32 PermAdmissibility-PT-10-CTLFireability-13 904392 m, 42771 m/sec, 12076220 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/271 5/32 PermAdmissibility-PT-10-CTLFireability-13 1106257 m, 40373 m/sec, 14992359 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/271 6/32 PermAdmissibility-PT-10-CTLFireability-13 1293945 m, 37537 m/sec, 17718268 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/271 7/32 PermAdmissibility-PT-10-CTLFireability-13 1523064 m, 45823 m/sec, 20665420 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/271 8/32 PermAdmissibility-PT-10-CTLFireability-13 1752682 m, 45923 m/sec, 23625323 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/271 9/32 PermAdmissibility-PT-10-CTLFireability-13 2003041 m, 50071 m/sec, 26559990 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/271 10/32 PermAdmissibility-PT-10-CTLFireability-13 2241218 m, 47635 m/sec, 29447660 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/271 11/32 PermAdmissibility-PT-10-CTLFireability-13 2480571 m, 47870 m/sec, 32385315 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/271 12/32 PermAdmissibility-PT-10-CTLFireability-13 2698427 m, 43571 m/sec, 35175659 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/271 13/32 PermAdmissibility-PT-10-CTLFireability-13 2928837 m, 46082 m/sec, 38003389 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 70/271 14/32 PermAdmissibility-PT-10-CTLFireability-13 3203311 m, 54894 m/sec, 40860239 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 75/271 15/32 PermAdmissibility-PT-10-CTLFireability-13 3450041 m, 49346 m/sec, 43824316 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 80/271 16/32 PermAdmissibility-PT-10-CTLFireability-13 3693070 m, 48605 m/sec, 46739271 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 85/271 17/32 PermAdmissibility-PT-10-CTLFireability-13 3941913 m, 49768 m/sec, 49687287 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 90/271 18/32 PermAdmissibility-PT-10-CTLFireability-13 4196797 m, 50976 m/sec, 52620947 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 95/271 19/32 PermAdmissibility-PT-10-CTLFireability-13 4417124 m, 44065 m/sec, 55425439 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 100/271 20/32 PermAdmissibility-PT-10-CTLFireability-13 4653703 m, 47315 m/sec, 58277503 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 105/271 21/32 PermAdmissibility-PT-10-CTLFireability-13 4913465 m, 51952 m/sec, 61167229 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 110/271 23/32 PermAdmissibility-PT-10-CTLFireability-13 5166678 m, 50642 m/sec, 64050976 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 115/271 24/32 PermAdmissibility-PT-10-CTLFireability-13 5405160 m, 47696 m/sec, 66871349 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 120/271 24/32 PermAdmissibility-PT-10-CTLFireability-13 5614885 m, 41945 m/sec, 69828626 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 125/271 25/32 PermAdmissibility-PT-10-CTLFireability-13 5816096 m, 40242 m/sec, 72847651 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 130/271 26/32 PermAdmissibility-PT-10-CTLFireability-13 6012430 m, 39266 m/sec, 75880935 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 135/271 27/32 PermAdmissibility-PT-10-CTLFireability-13 6194284 m, 36370 m/sec, 78592775 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 140/271 28/32 PermAdmissibility-PT-10-CTLFireability-13 6410437 m, 43230 m/sec, 81507336 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 145/271 29/32 PermAdmissibility-PT-10-CTLFireability-13 6640541 m, 46020 m/sec, 84429826 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 150/271 30/32 PermAdmissibility-PT-10-CTLFireability-13 6892393 m, 50370 m/sec, 87362223 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 155/271 31/32 PermAdmissibility-PT-10-CTLFireability-13 7146154 m, 50752 m/sec, 90308672 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 160/271 32/32 PermAdmissibility-PT-10-CTLFireability-13 7355803 m, 41929 m/sec, 93107638 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 PermAdmissibility-PT-10-CTLFireability-11
lola: time limit : 279 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/279 2/32 PermAdmissibility-PT-10-CTLFireability-11 451895 m, 90379 m/sec, 4370499 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/279 4/32 PermAdmissibility-PT-10-CTLFireability-11 863491 m, 82319 m/sec, 8650038 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/279 6/32 PermAdmissibility-PT-10-CTLFireability-11 1271152 m, 81532 m/sec, 12807555 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/279 8/32 PermAdmissibility-PT-10-CTLFireability-11 1682370 m, 82243 m/sec, 16861525 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/279 9/32 PermAdmissibility-PT-10-CTLFireability-11 2097138 m, 82953 m/sec, 20874534 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/279 11/32 PermAdmissibility-PT-10-CTLFireability-11 2505722 m, 81716 m/sec, 24852380 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/279 13/32 PermAdmissibility-PT-10-CTLFireability-11 2895454 m, 77946 m/sec, 28691479 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/279 15/32 PermAdmissibility-PT-10-CTLFireability-11 3320634 m, 85036 m/sec, 32557890 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/279 16/32 PermAdmissibility-PT-10-CTLFireability-11 3722952 m, 80463 m/sec, 36504588 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/279 18/32 PermAdmissibility-PT-10-CTLFireability-11 4115687 m, 78547 m/sec, 40349735 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/279 20/32 PermAdmissibility-PT-10-CTLFireability-11 4489414 m, 74745 m/sec, 44115976 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/279 21/32 PermAdmissibility-PT-10-CTLFireability-11 4865067 m, 75130 m/sec, 47813750 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/279 23/32 PermAdmissibility-PT-10-CTLFireability-11 5256455 m, 78277 m/sec, 51615872 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 70/279 25/32 PermAdmissibility-PT-10-CTLFireability-11 5638918 m, 76492 m/sec, 55607474 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 75/279 26/32 PermAdmissibility-PT-10-CTLFireability-11 6001500 m, 72516 m/sec, 59745853 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 80/279 28/32 PermAdmissibility-PT-10-CTLFireability-11 6375986 m, 74897 m/sec, 63669643 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 85/279 29/32 PermAdmissibility-PT-10-CTLFireability-11 6765722 m, 77947 m/sec, 67549119 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 90/279 31/32 PermAdmissibility-PT-10-CTLFireability-11 7159254 m, 78706 m/sec, 71386120 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 PermAdmissibility-PT-10-CTLFireability-10
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-10
lola: result : false
lola: markings : 1887
lola: fired transitions : 2644
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 PermAdmissibility-PT-10-CTLFireability-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-08
lola: result : true
lola: markings : 207
lola: fired transitions : 250
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 PermAdmissibility-PT-10-CTLFireability-06
lola: time limit : 362 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-06
lola: result : true
lola: markings : 1886
lola: fired transitions : 2641
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 407 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/407 2/32 PermAdmissibility-PT-10-CTLFireability-05 372101 m, 74420 m/sec, 2761314 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/407 4/32 PermAdmissibility-PT-10-CTLFireability-05 712400 m, 68059 m/sec, 5561909 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/407 5/32 PermAdmissibility-PT-10-CTLFireability-05 1040348 m, 65589 m/sec, 8419886 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/407 6/32 PermAdmissibility-PT-10-CTLFireability-05 1382313 m, 68393 m/sec, 11031425 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/407 8/32 PermAdmissibility-PT-10-CTLFireability-05 1713561 m, 66249 m/sec, 13707760 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/407 9/32 PermAdmissibility-PT-10-CTLFireability-05 2063402 m, 69968 m/sec, 16259339 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/407 11/32 PermAdmissibility-PT-10-CTLFireability-05 2406320 m, 68583 m/sec, 18864846 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/407 12/32 PermAdmissibility-PT-10-CTLFireability-05 2731500 m, 65036 m/sec, 21409180 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/407 14/32 PermAdmissibility-PT-10-CTLFireability-05 3066223 m, 66944 m/sec, 23855088 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/407 15/32 PermAdmissibility-PT-10-CTLFireability-05 3417066 m, 70168 m/sec, 26366380 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/407 17/32 PermAdmissibility-PT-10-CTLFireability-05 3752805 m, 67147 m/sec, 28922271 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 60/407 18/32 PermAdmissibility-PT-10-CTLFireability-05 4080898 m, 65618 m/sec, 31444614 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 65/407 19/32 PermAdmissibility-PT-10-CTLFireability-05 4400820 m, 63984 m/sec, 33953616 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 70/407 21/32 PermAdmissibility-PT-10-CTLFireability-05 4712735 m, 62383 m/sec, 36400223 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 75/407 22/32 PermAdmissibility-PT-10-CTLFireability-05 5040155 m, 65484 m/sec, 38871390 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 81/407 23/32 PermAdmissibility-PT-10-CTLFireability-05 5357308 m, 63430 m/sec, 41316531 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 86/407 25/32 PermAdmissibility-PT-10-CTLFireability-05 5682654 m, 65069 m/sec, 44043092 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 91/407 26/32 PermAdmissibility-PT-10-CTLFireability-05 5983607 m, 60190 m/sec, 46892404 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 96/407 27/32 PermAdmissibility-PT-10-CTLFireability-05 6297340 m, 62746 m/sec, 49515461 t fired, .
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 101/407 29/32 PermAdmissibility-PT-10-CTLFireability-05 6603236 m, 61179 m/sec, 52123673 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 106/407 30/32 PermAdmissibility-PT-10-CTLFireability-05 6952865 m, 69925 m/sec, 54662912 t fired, .
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 111/407 32/32 PermAdmissibility-PT-10-CTLFireability-05 7280141 m, 65455 m/sec, 57225566 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 PermAdmissibility-PT-10-CTLFireability-03
lola: time limit : 449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/449 1/32 PermAdmissibility-PT-10-CTLFireability-03 205095 m, 41019 m/sec, 1380146 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/449 2/32 PermAdmissibility-PT-10-CTLFireability-03 355031 m, 29987 m/sec, 2773521 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/449 3/32 PermAdmissibility-PT-10-CTLFireability-03 515373 m, 32068 m/sec, 4137883 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/449 3/32 PermAdmissibility-PT-10-CTLFireability-03 680290 m, 32983 m/sec, 5513650 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/449 4/32 PermAdmissibility-PT-10-CTLFireability-03 837559 m, 31453 m/sec, 6874975 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/449 5/32 PermAdmissibility-PT-10-CTLFireability-03 991373 m, 30762 m/sec, 8244131 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/449 5/32 PermAdmissibility-PT-10-CTLFireability-03 1153471 m, 32419 m/sec, 9594487 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/449 6/32 PermAdmissibility-PT-10-CTLFireability-03 1315131 m, 32332 m/sec, 10944965 t fired, .
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/449 7/32 PermAdmissibility-PT-10-CTLFireability-03 1485403 m, 34054 m/sec, 12282790 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/449 8/32 PermAdmissibility-PT-10-CTLFireability-03 1646211 m, 32161 m/sec, 13575912 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/449 8/32 PermAdmissibility-PT-10-CTLFireability-03 1810998 m, 32957 m/sec, 14850733 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 60/449 9/32 PermAdmissibility-PT-10-CTLFireability-03 1975749 m, 32950 m/sec, 16183008 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 65/449 10/32 PermAdmissibility-PT-10-CTLFireability-03 2121818 m, 29213 m/sec, 17499262 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 70/449 10/32 PermAdmissibility-PT-10-CTLFireability-03 2281454 m, 31927 m/sec, 18762840 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 75/449 11/32 PermAdmissibility-PT-10-CTLFireability-03 2434032 m, 30515 m/sec, 20052930 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 80/449 12/32 PermAdmissibility-PT-10-CTLFireability-03 2604255 m, 34044 m/sec, 21319134 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 85/449 12/32 PermAdmissibility-PT-10-CTLFireability-03 2788438 m, 36836 m/sec, 22622515 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 90/449 13/32 PermAdmissibility-PT-10-CTLFireability-03 2956091 m, 33530 m/sec, 23931489 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 95/449 14/32 PermAdmissibility-PT-10-CTLFireability-03 3121790 m, 33139 m/sec, 25230291 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 100/449 15/32 PermAdmissibility-PT-10-CTLFireability-03 3284578 m, 32557 m/sec, 26491198 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 105/449 15/32 PermAdmissibility-PT-10-CTLFireability-03 3448257 m, 32735 m/sec, 27740412 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 110/449 16/32 PermAdmissibility-PT-10-CTLFireability-03 3602489 m, 30846 m/sec, 28981058 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 115/449 16/32 PermAdmissibility-PT-10-CTLFireability-03 3749795 m, 29461 m/sec, 30206611 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 120/449 17/32 PermAdmissibility-PT-10-CTLFireability-03 3920835 m, 34208 m/sec, 31432449 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 125/449 18/32 PermAdmissibility-PT-10-CTLFireability-03 4084843 m, 32801 m/sec, 32718182 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 130/449 19/32 PermAdmissibility-PT-10-CTLFireability-03 4241085 m, 31248 m/sec, 33954303 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 135/449 19/32 PermAdmissibility-PT-10-CTLFireability-03 4424544 m, 36691 m/sec, 35247206 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 140/449 20/32 PermAdmissibility-PT-10-CTLFireability-03 4599755 m, 35042 m/sec, 36603805 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 145/449 21/32 PermAdmissibility-PT-10-CTLFireability-03 4769142 m, 33877 m/sec, 37937237 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 150/449 22/32 PermAdmissibility-PT-10-CTLFireability-03 4936337 m, 33439 m/sec, 39252667 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 155/449 22/32 PermAdmissibility-PT-10-CTLFireability-03 5101124 m, 32957 m/sec, 40520823 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 160/449 23/32 PermAdmissibility-PT-10-CTLFireability-03 5260698 m, 31914 m/sec, 41821716 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 165/449 24/32 PermAdmissibility-PT-10-CTLFireability-03 5421393 m, 32139 m/sec, 43074841 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 170/449 24/32 PermAdmissibility-PT-10-CTLFireability-03 5581005 m, 31922 m/sec, 44322634 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 175/449 25/32 PermAdmissibility-PT-10-CTLFireability-03 5757101 m, 35219 m/sec, 45627766 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 180/449 26/32 PermAdmissibility-PT-10-CTLFireability-03 5913415 m, 31262 m/sec, 46913221 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 185/449 26/32 PermAdmissibility-PT-10-CTLFireability-03 6065683 m, 30453 m/sec, 48157053 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 190/449 27/32 PermAdmissibility-PT-10-CTLFireability-03 6213194 m, 29502 m/sec, 49415396 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 195/449 28/32 PermAdmissibility-PT-10-CTLFireability-03 6359763 m, 29313 m/sec, 50632765 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 200/449 28/32 PermAdmissibility-PT-10-CTLFireability-03 6519870 m, 32021 m/sec, 51855129 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 205/449 29/32 PermAdmissibility-PT-10-CTLFireability-03 6674497 m, 30925 m/sec, 53050347 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 210/449 30/32 PermAdmissibility-PT-10-CTLFireability-03 6834397 m, 31980 m/sec, 54311329 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 215/449 30/32 PermAdmissibility-PT-10-CTLFireability-03 6991279 m, 31376 m/sec, 55629313 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 220/449 31/32 PermAdmissibility-PT-10-CTLFireability-03 7143465 m, 30437 m/sec, 56926702 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 225/449 32/32 PermAdmissibility-PT-10-CTLFireability-03 7284118 m, 28130 m/sec, 58171296 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 230/449 32/32 PermAdmissibility-PT-10-CTLFireability-03 7439818 m, 31140 m/sec, 59409702 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PermAdmissibility-PT-10-CTLFireability-01
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-01
lola: result : false
lola: markings : 47
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-PT-10-CTLFireability-00
lola: time limit : 582 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/582 3/32 PermAdmissibility-PT-10-CTLFireability-00 480963 m, 96192 m/sec, 3419071 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/582 4/32 PermAdmissibility-PT-10-CTLFireability-00 918696 m, 87546 m/sec, 6863729 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/582 6/32 PermAdmissibility-PT-10-CTLFireability-00 1365673 m, 89395 m/sec, 10130811 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/582 8/32 PermAdmissibility-PT-10-CTLFireability-00 1800570 m, 86979 m/sec, 13319400 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/582 10/32 PermAdmissibility-PT-10-CTLFireability-00 2225655 m, 85017 m/sec, 16495241 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/582 12/32 PermAdmissibility-PT-10-CTLFireability-00 2658542 m, 86577 m/sec, 19591966 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/582 14/32 PermAdmissibility-PT-10-CTLFireability-00 3106562 m, 89604 m/sec, 22743899 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/582 16/32 PermAdmissibility-PT-10-CTLFireability-00 3521961 m, 83079 m/sec, 25787320 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/582 17/32 PermAdmissibility-PT-10-CTLFireability-00 3936218 m, 82851 m/sec, 28735319 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/582 19/32 PermAdmissibility-PT-10-CTLFireability-00 4375378 m, 87832 m/sec, 31764190 t fired, .
Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/582 21/32 PermAdmissibility-PT-10-CTLFireability-00 4842377 m, 93399 m/sec, 34743604 t fired, .
Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/582 23/32 PermAdmissibility-PT-10-CTLFireability-00 5279615 m, 87447 m/sec, 37790699 t fired, .
Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/582 25/32 PermAdmissibility-PT-10-CTLFireability-00 5697011 m, 83479 m/sec, 40960787 t fired, .
Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/582 26/32 PermAdmissibility-PT-10-CTLFireability-00 6091041 m, 78806 m/sec, 44049067 t fired, .
Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/582 28/32 PermAdmissibility-PT-10-CTLFireability-00 6472461 m, 76284 m/sec, 47029402 t fired, .
Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/582 30/32 PermAdmissibility-PT-10-CTLFireability-00 6914419 m, 88391 m/sec, 49864802 t fired, .
Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/582 32/32 PermAdmissibility-PT-10-CTLFireability-00 7347621 m, 86640 m/sec, 52709549 t fired, .
Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: EG 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 PermAdmissibility-PT-10-CTLFireability-12
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-12
lola: result : true
lola: markings : 161
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 16 PermAdmissibility-PT-10-CTLFireability-04
lola: time limit : 940 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 16 PermAdmissibility-PT-10-CTLFireability-04
lola: time limit : 1411 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/1411 2/32 PermAdmissibility-PT-10-CTLFireability-04 402716 m, 80543 m/sec, 3602129 t fired, .
Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/1411 4/32 PermAdmissibility-PT-10-CTLFireability-04 775785 m, 74613 m/sec, 7184562 t fired, .
Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/1411 5/32 PermAdmissibility-PT-10-CTLFireability-04 1130246 m, 70892 m/sec, 10761773 t fired, .
Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/1411 7/32 PermAdmissibility-PT-10-CTLFireability-04 1498723 m, 73695 m/sec, 14180030 t fired, .
Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/1411 8/32 PermAdmissibility-PT-10-CTLFireability-04 1853442 m, 70943 m/sec, 17630484 t fired, .
Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/1411 10/32 PermAdmissibility-PT-10-CTLFireability-04 2244440 m, 78199 m/sec, 21022229 t fired, .
Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/1411 12/32 PermAdmissibility-PT-10-CTLFireability-04 2615581 m, 74228 m/sec, 24387712 t fired, .
Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/1411 13/32 PermAdmissibility-PT-10-CTLFireability-04 2977295 m, 72342 m/sec, 27689832 t fired, .
Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/1411 15/32 PermAdmissibility-PT-10-CTLFireability-04 3373449 m, 79230 m/sec, 31032029 t fired, .
Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/1411 16/32 PermAdmissibility-PT-10-CTLFireability-04 3740215 m, 73353 m/sec, 34417625 t fired, .
Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/1411 18/32 PermAdmissibility-PT-10-CTLFireability-04 4103462 m, 72649 m/sec, 37745721 t fired, .
Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/1411 20/32 PermAdmissibility-PT-10-CTLFireability-04 4457352 m, 70778 m/sec, 41062657 t fired, .
Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/1411 21/32 PermAdmissibility-PT-10-CTLFireability-04 4811544 m, 70838 m/sec, 44313537 t fired, .
Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 70/1411 23/32 PermAdmissibility-PT-10-CTLFireability-04 5180569 m, 73805 m/sec, 47625238 t fired, .
Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 75/1411 24/32 PermAdmissibility-PT-10-CTLFireability-04 5543649 m, 72616 m/sec, 50969434 t fired, .
Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 80/1411 26/32 PermAdmissibility-PT-10-CTLFireability-04 5878273 m, 66924 m/sec, 54570380 t fired, .
Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 85/1411 27/32 PermAdmissibility-PT-10-CTLFireability-04 6213463 m, 67038 m/sec, 57999298 t fired, .
Time elapsed: 863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 90/1411 28/32 PermAdmissibility-PT-10-CTLFireability-04 6545196 m, 66346 m/sec, 61371657 t fired, .
Time elapsed: 868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 95/1411 30/32 PermAdmissibility-PT-10-CTLFireability-04 6926679 m, 76296 m/sec, 64741182 t fired, .
Time elapsed: 873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 100/1411 32/32 PermAdmissibility-PT-10-CTLFireability-04 7285950 m, 71854 m/sec, 68100871 t fired, .
Time elapsed: 878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 PermAdmissibility-PT-10-CTLFireability-09
lola: time limit : 2717 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/2717 8/32 PermAdmissibility-PT-10-CTLFireability-09 1606422 m, 321284 m/sec, 1980392 t fired, .
Time elapsed: 888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/2717 15/32 PermAdmissibility-PT-10-CTLFireability-09 3095382 m, 297792 m/sec, 3995399 t fired, .
Time elapsed: 893 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/2717 22/32 PermAdmissibility-PT-10-CTLFireability-09 4592463 m, 299416 m/sec, 6004581 t fired, .
Time elapsed: 898 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/2717 29/32 PermAdmissibility-PT-10-CTLFireability-09 6070861 m, 295679 m/sec, 8034203 t fired, .
Time elapsed: 903 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
PermAdmissibility-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 908 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-00: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-01: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-02: CONJ true CONJ
PermAdmissibility-PT-10-CTLFireability-03: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-04: DISJ unknown DISJ
PermAdmissibility-PT-10-CTLFireability-05: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-06: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-07: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-08: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-09: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-10: CTL false CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-12: EG true state space / EG
PermAdmissibility-PT-10-CTLFireability-13: CTL unknown AGGR
PermAdmissibility-PT-10-CTLFireability-14: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-15: CTL true CTL model checker
Time elapsed: 908 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122300530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-10.tgz
mv PermAdmissibility-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;