About the Execution of LoLA for PermAdmissibility-COL-50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3014.567 | 110411.00 | 113996.00 | 244.60 | TFFFTTFTF?FF??FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122200500.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is PermAdmissibility-COL-50, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122200500
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 9.7K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 111K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 28 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 27 06:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 21K Mar 27 06:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 25 08:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 25 08:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 54K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-50-00
FORMULA_NAME PermAdmissibility-COL-50-01
FORMULA_NAME PermAdmissibility-COL-50-02
FORMULA_NAME PermAdmissibility-COL-50-03
FORMULA_NAME PermAdmissibility-COL-50-04
FORMULA_NAME PermAdmissibility-COL-50-05
FORMULA_NAME PermAdmissibility-COL-50-06
FORMULA_NAME PermAdmissibility-COL-50-07
FORMULA_NAME PermAdmissibility-COL-50-08
FORMULA_NAME PermAdmissibility-COL-50-09
FORMULA_NAME PermAdmissibility-COL-50-10
FORMULA_NAME PermAdmissibility-COL-50-11
FORMULA_NAME PermAdmissibility-COL-50-12
FORMULA_NAME PermAdmissibility-COL-50-13
FORMULA_NAME PermAdmissibility-COL-50-14
FORMULA_NAME PermAdmissibility-COL-50-15
=== Now, execution of the tool begins
BK_START 1620951789018
starting LoLA
BK_INPUT PermAdmissibility-COL-50
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality
FORMULA PermAdmissibility-COL-50-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620951899429
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: NOTDEADLOCKFREE
lola: start findlow
lola: CHECK FINDLOW FOR TRANS display1
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: INVENT VAR FOR PLACE aux15
lola: TR BINDINGS
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 PermAdmissibility-COL-50-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: INVENT VAR FOR PLACE aux13
lola: INVENT VAR FOR PLACE c17
lola: CHECK EQ TRANS display1
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 22 (type SKEL/CNST) for 18 PermAdmissibility-COL-50-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 2 (type SKEL/CNST) for PermAdmissibility-COL-50-00
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 42 (type SKEL/CNST) for 38 PermAdmissibility-COL-50-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type SKEL/CNST) for PermAdmissibility-COL-50-06
lola: result : true
lola: NOTDEADLOCKFREE
lola: TR BINDINGS DONE
lola: Places: 208, Transitions: 1024
lola: FINISHED task # 42 (type SKEL/CNST) for PermAdmissibility-COL-50-10
lola: result : false
lola: @ trans switch9
lola: @ trans switch3
lola: @ trans switch4
lola: @ trans display4
lola: @ trans display3
lola: @ trans switch7
lola: CHECK FINDLOW FOR TRANS display2
lola: @ trans switch8
lola: @ trans switch11
lola: @ trans switch10
lola: @ trans switch2
lola: @ trans switch1
lola: INVENT VAR FOR PLACE aux13
lola: INVENT VAR FOR PLACE aux15
lola: INVENT VAR FOR PLACE c18
lola: CHECK EQ TRANS display2
lola: @ trans switch5
lola: @ trans switch12
lola: @ trans display2
lola: @ trans display1
lola: @ trans switch6
lola: CHECK FINDLOW FOR TRANS display3
lola: INVENT VAR FOR PLACE aux16
lola: INVENT VAR FOR PLACE aux14
lola: INVENT VAR FOR PLACE c19
lola: CHECK EQ TRANS display3
lola: CHECK FINDLOW FOR TRANS display4
lola: INVENT VAR FOR PLACE aux14
lola: INVENT VAR FOR PLACE aux16
lola: INVENT VAR FOR PLACE c20
lola: CHECK EQ TRANS display4
lola: Rule S: 432 transitions removed,40 places removed
lola: CHECK FINDLOW FOR TRANS switch10
lola: INVENT VAR FOR PLACE c14
lola: INVENT VAR FOR PLACE aux9
lola: INVENT VAR FOR PLACE aux11
lola: CHECK EQ TRANS switch10
lola: planning for (null) stopped (result already fixed).
lola: CHECK FINDLOW FOR TRANS switch11
lola: INVENT VAR FOR PLACE c15
lola: INVENT VAR FOR PLACE aux12
lola: INVENT VAR FOR PLACE aux10
lola: CHECK EQ TRANS switch11
lola: CHECK FINDLOW FOR TRANS switch12
lola: INVENT VAR FOR PLACE c16
lola: INVENT VAR FOR PLACE aux12
lola: INVENT VAR FOR PLACE aux10
lola: CHECK EQ TRANS switch12
lola: LAUNCH task # 27 (type EXCL) for 18 PermAdmissibility-COL-50-06
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for PermAdmissibility-COL-50-06
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 PermAdmissibility-COL-50-15
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for PermAdmissibility-COL-50-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 PermAdmissibility-COL-50-12
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: CHECK FINDLOW FOR TRANS switch1
lola: INVENT VAR FOR PLACE c5
lola: INVENT VAR FOR PLACE in3
lola: INVENT VAR FOR PLACE in1
lola: CHECK EQ TRANS switch1
lola: CHECK FINDLOW FOR TRANS switch2
lola: INVENT VAR FOR PLACE c6
lola: INVENT VAR FOR PLACE in1
lola: INVENT VAR FOR PLACE in3
lola: CHECK EQ TRANS switch2
lola: CHECK FINDLOW FOR TRANS switch3
lola: INVENT VAR FOR PLACE c7
lola: INVENT VAR FOR PLACE in2
lola: INVENT VAR FOR PLACE in4
lola: CHECK EQ TRANS switch3
lola: CHECK FINDLOW FOR TRANS switch4
lola: INVENT VAR FOR PLACE c8
lola: INVENT VAR FOR PLACE in2
lola: INVENT VAR FOR PLACE in4
lola: CHECK EQ TRANS switch4
lola: CHECK FINDLOW FOR TRANS switch5
lola: INVENT VAR FOR PLACE c9
lola: INVENT VAR FOR PLACE aux5
lola: INVENT VAR FOR PLACE aux7
lola: CHECK EQ TRANS switch5
lola: CHECK FINDLOW FOR TRANS switch6
lola: INVENT VAR FOR PLACE aux5
lola: INVENT VAR FOR PLACE aux7
lola: INVENT VAR FOR PLACE c110
lola: CHECK EQ TRANS switch6
lola: CHECK FINDLOW FOR TRANS switch7
lola: INVENT VAR FOR PLACE aux8
lola: INVENT VAR FOR PLACE aux6
lola: INVENT VAR FOR PLACE c11
lola: CHECK EQ TRANS switch7
lola: CHECK FINDLOW FOR TRANS switch8
lola: INVENT VAR FOR PLACE c12
lola: INVENT VAR FOR PLACE aux8
lola: INVENT VAR FOR PLACE aux6
lola: CHECK EQ TRANS switch8
lola: CHECK FINDLOW FOR TRANS switch9
lola: INVENT VAR FOR PLACE c13
lola: INVENT VAR FOR PLACE aux9
lola: INVENT VAR FOR PLACE aux11
lola: CHECK EQ TRANS switch9
lola: findlow criterion satisfied
lola: Time for checking findlow: 1.000000
lola: TRANS 0: display1 is minimal, eq to 0
lola: TRANS 1: display2 is minimal, eq to 1
lola: TRANS 2: display3 is minimal, eq to 2
lola: TRANS 3: display4 is minimal, eq to 3
lola: TRANS 4: switch10 is minimal, eq to 4
lola: TRANS 5: switch11 is minimal, eq to 5
lola: TRANS 6: switch12 is minimal, eq to 6
lola: TRANS 7: switch1 is minimal, eq to 7
lola: TRANS 8: switch2 is minimal, eq to 8
lola: TRANS 9: switch3 is minimal, eq to 9
lola: TRANS 10: switch4 is minimal, eq to 10
lola: TRANS 11: switch5 is minimal, eq to 11
lola: TRANS 12: switch6 is minimal, eq to 12
lola: TRANS 13: switch7 is minimal, eq to 13
lola: TRANS 14: switch8 is minimal, eq to 14
lola: TRANS 15: switch9 is minimal, eq to 15
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: HLFINDLOW
lola: LAUNCH task # 63 (type SKEL/SRCH) for 12 PermAdmissibility-COL-50-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 48 PermAdmissibility-COL-50-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 29 PermAdmissibility-COL-50-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for PermAdmissibility-COL-50-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type SKEL/SRCH) for 54 PermAdmissibility-COL-50-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for PermAdmissibility-COL-50-14
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type SKEL/SRCH) for 35 PermAdmissibility-COL-50-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SKEL/SRCH) for PermAdmissibility-COL-50-04
lola: result : true
lola: markings : 133973
lola: fired transitions : 282197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type SKEL/SRCH) for 6 PermAdmissibility-COL-50-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type SKEL/SRCH) for PermAdmissibility-COL-50-02
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type SKEL/SRCH) for 3 PermAdmissibility-COL-50-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SKEL/SRCH) for PermAdmissibility-COL-50-01
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type SKEL/SRCH) for 15 PermAdmissibility-COL-50-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/SRCH) for PermAdmissibility-COL-50-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type SKEL/SRCH) for 32 PermAdmissibility-COL-50-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for PermAdmissibility-COL-50-08
lola: result : false
lola: markings : 901
lola: fired transitions : 901
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type SKEL/SRCH) for 45 PermAdmissibility-COL-50-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for PermAdmissibility-COL-50-11
lola: result : false
lola: markings : 802
lola: fired transitions : 802
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type SKEL/SRCH) for 9 PermAdmissibility-COL-50-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for PermAdmissibility-COL-50-03
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type SKEL/SRCH) for 51 PermAdmissibility-COL-50-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type SRCH) for PermAdmissibility-COL-50-12 (memory limit exceeded)
lola: CANCELED task # 66 (type SRCH) for PermAdmissibility-COL-50-09 (memory limit exceeded)
lola: CANCELED task # 75 (type SRCH) for PermAdmissibility-COL-50-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-13: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 LTL EXCL 5/400 5/32 PermAdmissibility-COL-50-12 619891 m, 123978 m/sec, 964591 t fired, .
Time elapsed: 5 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-13: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 LTL EXCL 10/400 15/32 PermAdmissibility-COL-50-12 1831622 m, 242346 m/sec, 2982555 t fired, .
Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-13: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 LTL EXCL 15/400 24/32 PermAdmissibility-COL-50-12 2989317 m, 231539 m/sec, 4991988 t fired, .
Time elapsed: 15 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for PermAdmissibility-COL-50-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 51 PermAdmissibility-COL-50-13
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 5/447 4/32 PermAdmissibility-COL-50-13 591204 m, 118240 m/sec, 3694670 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 10/447 8/32 PermAdmissibility-COL-50-13 1119289 m, 105617 m/sec, 7420448 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 15/447 11/32 PermAdmissibility-COL-50-13 1621949 m, 100532 m/sec, 11153324 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 20/447 14/32 PermAdmissibility-COL-50-13 2084982 m, 92606 m/sec, 14955119 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 25/447 17/32 PermAdmissibility-COL-50-13 2500564 m, 83116 m/sec, 18786807 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 30/447 19/32 PermAdmissibility-COL-50-13 2897525 m, 79392 m/sec, 22655469 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 35/447 22/32 PermAdmissibility-COL-50-13 3287382 m, 77971 m/sec, 26568267 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 40/447 25/32 PermAdmissibility-COL-50-13 3712673 m, 85058 m/sec, 30420261 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 45/447 28/32 PermAdmissibility-COL-50-13 4267467 m, 110958 m/sec, 34087766 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 50/447 32/32 PermAdmissibility-COL-50-13 4789114 m, 104329 m/sec, 37746342 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for PermAdmissibility-COL-50-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-01: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-02: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-03: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-08: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-09: LTL 0 1 0 0 0 0 1 0
PermAdmissibility-COL-50-11: LTL 0 1 0 0 1 0 0 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 PermAdmissibility-COL-50-11
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for PermAdmissibility-COL-50-11
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 PermAdmissibility-COL-50-08
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for PermAdmissibility-COL-50-08
lola: result : false
lola: markings : 215227
lola: fired transitions : 334003
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 10 (type EXCL) for 9 PermAdmissibility-COL-50-03
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for PermAdmissibility-COL-50-03
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-COL-50-02
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PermAdmissibility-COL-50-02
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PermAdmissibility-COL-50-01
lola: time limit : 1175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PermAdmissibility-COL-50-01
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 PermAdmissibility-COL-50-09
lola: time limit : 1762 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 5/1762 5/32 PermAdmissibility-COL-50-09 640785 m, 128157 m/sec, 2327472 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 10/1762 10/32 PermAdmissibility-COL-50-09 1342631 m, 140369 m/sec, 4960108 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 15/1762 15/32 PermAdmissibility-COL-50-09 2026473 m, 136768 m/sec, 7570266 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 20/1762 20/32 PermAdmissibility-COL-50-09 2672634 m, 129232 m/sec, 10180051 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 25/1762 24/32 PermAdmissibility-COL-50-09 3310219 m, 127517 m/sec, 12792188 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 1 0 0 0 1 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 LTL EXCL 30/1762 29/32 PermAdmissibility-COL-50-09 3999623 m, 137880 m/sec, 15323782 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for PermAdmissibility-COL-50-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-50-09: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-12: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-13: LTL 0 0 0 0 0 0 2 0
PermAdmissibility-COL-50-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 PermAdmissibility-COL-50-14
lola: time limit : 3490 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for PermAdmissibility-COL-50-14
lola: result : false
lola: markings : 801
lola: fired transitions : 801
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-50-00: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-50-01: LTL false LTL model checker
PermAdmissibility-COL-50-02: LTL false LTL model checker
PermAdmissibility-COL-50-03: LTL false LTL model checker
PermAdmissibility-COL-50-04: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-05: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-06: CONJ false LTL model checker
PermAdmissibility-COL-50-07: LTL true skeleton: LTL model checker
PermAdmissibility-COL-50-08: LTL false LTL model checker
PermAdmissibility-COL-50-09: LTL unknown AGGR
PermAdmissibility-COL-50-10: CONJ false skeleton: preprocessing
PermAdmissibility-COL-50-11: LTL false LTL model checker
PermAdmissibility-COL-50-12: LTL unknown AGGR
PermAdmissibility-COL-50-13: LTL unknown AGGR
PermAdmissibility-COL-50-14: LTL false LTL model checker
PermAdmissibility-COL-50-15: LTL true LTL model checker
Time elapsed: 110 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-50"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-50, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122200500"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-50.tgz
mv PermAdmissibility-COL-50 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;