fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r137-tall-162089122200479
Last Updated
Jun 28, 2021

About the Execution of LoLA for PermAdmissibility-COL-05

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1788.203 129473.00 131292.00 264.90 TTTTFTTTTFTTTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122200479.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is PermAdmissibility-COL-05, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122200479
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 396K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Mar 27 06:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K Mar 27 06:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 25 08:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 08:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 54K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-00
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-01
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-02
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-03
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-04
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-05
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-06
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-07
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-08
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-09
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-10
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-11
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-12
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-13
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-14
FORMULA_NAME PermAdmissibility-COL-05-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1620950097016

starting LoLA
BK_INPUT PermAdmissibility-COL-05
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-COL-05-ReachabilityFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620950226489

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 PermAdmissibility-COL-05-ReachabilityFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 49 (type SKEL/FNDP) for 9 PermAdmissibility-COL-05-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 9 PermAdmissibility-COL-05-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type SKEL/SRCH) for 9 PermAdmissibility-COL-05-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 26 (type SKEL/CNST) for PermAdmissibility-COL-05-ReachabilityFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/SRCH) for 9 PermAdmissibility-COL-05-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 53 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-03
lola: result : true
lola: markings : 23
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 49 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-03 (obsolete)
lola: CANCELED task # 50 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-03 (obsolete)
lola: CANCELED task # 52 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-03 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type SKEL/FNDP) for 18 PermAdmissibility-COL-05-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/EQUN) for 18 PermAdmissibility-COL-05-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/FNDP) for 15 PermAdmissibility-COL-05-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS
lola: LAUNCH task # 67 (type SKEL/EQUN) for 15 PermAdmissibility-COL-05-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-03
lola: result : unknown
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-06
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 62 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-06 (obsolete)
lola: LAUNCH task # 69 (type SKEL/SRCH) for 15 PermAdmissibility-COL-05-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SKEL/SRCH) for 15 PermAdmissibility-COL-05-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-05
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-05 (obsolete)
lola: CANCELED task # 67 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-05 (obsolete)
lola: CANCELED task # 70 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type SKEL/FNDP) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/EQUN) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/SRCH) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-50.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: LAUNCH task # 82 (type SKEL/SRCH) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-05
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 81 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-13
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 72 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 82 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: LAUNCH task # 61 (type SKEL/FNDP) for 21 PermAdmissibility-COL-05-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 21 PermAdmissibility-COL-05-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type SKEL/SRCH) for 21 PermAdmissibility-COL-05-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/SRCH) for 21 PermAdmissibility-COL-05-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-13
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: FINISHED task # 61 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-07
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 50 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 78 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-07
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 79 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-07
lola: result : true
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-72.sara.
lola: memory pages used : 1
lola: CANCELED task # 74 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-07 (obsolete)
lola: TR BINDINGS DONE
lola: Places: 208, Transitions: 1024

lola: LAUNCH task # 92 (type SKEL/FNDP) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SKEL/EQUN) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SKEL/SRCH) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 96 (type SKEL/SRCH) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-07
lola: result : unknown
lola: FINISHED task # 92 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-15
lola: result : true
lola: fired transitions : 33
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 62 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-06
lola: result : true
lola: FINISHED task # 96 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-15
lola: result : true
lola: markings : 55
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 93 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-15 (obsolete)
lola: CANCELED task # 95 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-15 (obsolete)
lola: LAUNCH task # 89 (type SKEL/FNDP) for 42 PermAdmissibility-COL-05-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/EQUN) for 42 PermAdmissibility-COL-05-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 100 (type SKEL/SRCH) for 42 PermAdmissibility-COL-05-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/SRCH) for 42 PermAdmissibility-COL-05-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-13
lola: result : true
lola: FINISHED task # 100 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-14
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 89 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 90 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 101 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-14 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-67.sara.

lola: LAUNCH task # 65 (type SKEL/FNDP) for 33 PermAdmissibility-COL-05-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/EQUN) for 33 PermAdmissibility-COL-05-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type SKEL/SRCH) for 33 PermAdmissibility-COL-05-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/SRCH) for 33 PermAdmissibility-COL-05-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 90 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-14
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-93.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 89 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-14
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 99 (type SKEL/SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-11
lola: result : true
lola: markings : 62
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 65 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 83 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 98 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-11 (obsolete)

lola: FINISHED task # 67 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-05
lola: result : true
lola: FINISHED task # 65 (type SKEL/FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-11
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 83 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-11
lola: result : unknown
lola: FINISHED task # 93 (type SKEL/EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-15
lola: result : true
lola: @ trans switch9
lola: @ trans switch3
lola: @ trans switch4
lola: @ trans display4
lola: @ trans display3
lola: @ trans switch7
lola: @ trans switch8
lola: @ trans switch11
lola: @ trans switch10
lola: @ trans switch2
lola: @ trans switch1
lola: @ trans switch5
lola: @ trans switch12
lola: @ trans display2
lola: @ trans display1
lola: @ trans switch6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-COL-05-ReachabilityFireability-00: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-01: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-03: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-05: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-06: EF 0 0 0 0 2 0 0 3
PermAdmissibility-COL-05-ReachabilityFireability-07: EF 0 0 0 0 4 0 0 1
PermAdmissibility-COL-05-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-11: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
PermAdmissibility-COL-05-ReachabilityFireability-13: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-14: EF 0 0 0 0 3 0 0 2
PermAdmissibility-COL-05-ReachabilityFireability-15: EF 0 0 0 0 3 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Rule S: 432 transitions removed,40 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 108 (type EXCL) for 30 PermAdmissibility-COL-05-ReachabilityFireability-10
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 104 (type FNDP) for 30 PermAdmissibility-COL-05-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type EQUN) for 30 PermAdmissibility-COL-05-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 107 (type SRCH) for 30 PermAdmissibility-COL-05-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 104 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-10
lola: result : true
lola: fired transitions : 18
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 105 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-10 (obsolete)
lola: CANCELED task # 107 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-10 (obsolete)
lola: CANCELED task # 108 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 133 (type EXCL) for 18 PermAdmissibility-COL-05-ReachabilityFireability-06
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 111 (type FNDP) for 12 PermAdmissibility-COL-05-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type EQUN) for 12 PermAdmissibility-COL-05-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type SRCH) for 12 PermAdmissibility-COL-05-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 133 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-06
lola: result : true
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 121 (type EXCL) for 21 PermAdmissibility-COL-05-ReachabilityFireability-07
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 121 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-07
lola: result : true
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 168 (type EXCL) for 15 PermAdmissibility-COL-05-ReachabilityFireability-05
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 114 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-04
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 111 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 112 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-04 (obsolete)
lola: LAUNCH task # 123 (type FNDP) for 0 PermAdmissibility-COL-05-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type EQUN) for 0 PermAdmissibility-COL-05-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 126 (type SRCH) for 0 PermAdmissibility-COL-05-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 168 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-05
lola: result : true
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 188 (type EXCL) for 27 PermAdmissibility-COL-05-ReachabilityFireability-09
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 111 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-04
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 126 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-00
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 123 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-00 (obsolete)
lola: CANCELED task # 124 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-00 (obsolete)
lola: LAUNCH task # 190 (type FNDP) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 191 (type EQUN) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 193 (type SRCH) for 45 PermAdmissibility-COL-05-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 188 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-09
lola: result : true
lola: markings : 66
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 181 (type EXCL) for 33 PermAdmissibility-COL-05-ReachabilityFireability-11
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 123 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-00
lola: result : true
lola: fired transitions : 16
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 181 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-11
lola: result : true
lola: markings : 62
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 159 (type EXCL) for 42 PermAdmissibility-COL-05-ReachabilityFireability-14
lola: time limit : 495 sec
lola: memory limit: 32 pages
lola: FINISHED task # 193 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-15
lola: result : true
lola: markings : 31
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 190 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-15 (obsolete)
lola: CANCELED task # 191 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-15 (obsolete)
lola: LAUNCH task # 171 (type FNDP) for 36 PermAdmissibility-COL-05-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 172 (type EQUN) for 36 PermAdmissibility-COL-05-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 174 (type SRCH) for 36 PermAdmissibility-COL-05-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 190 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-15
lola: result : true
lola: fired transitions : 29
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 159 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-14
lola: result : true
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 165 (type EXCL) for 9 PermAdmissibility-COL-05-ReachabilityFireability-03
lola: time limit : 694 sec
lola: memory limit: 32 pages
lola: FINISHED task # 165 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-03
lola: result : true
lola: markings : 32
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 149 (type EXCL) for 6 PermAdmissibility-COL-05-ReachabilityFireability-02
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 174 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-12
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 171 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-12 (obsolete)
lola: CANCELED task # 172 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-12 (obsolete)
lola: LAUNCH task # 136 (type FNDP) for 3 PermAdmissibility-COL-05-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type EQUN) for 3 PermAdmissibility-COL-05-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 152 (type SRCH) for 3 PermAdmissibility-COL-05-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 171 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-12
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 149 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-02
lola: result : true
lola: markings : 68
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 146 (type EXCL) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 1735 sec
lola: memory limit: 32 pages
lola: FINISHED task # 152 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-01
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 136 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-01 (obsolete)
lola: CANCELED task # 137 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-01 (obsolete)
lola: LAUNCH task # 141 (type FNDP) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type EQUN) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 145 (type SRCH) for 39 PermAdmissibility-COL-05-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 146 (type EXCL) for PermAdmissibility-COL-05-ReachabilityFireability-13
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 141 (type FNDP) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 143 (type EQUN) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 145 (type SRCH) for PermAdmissibility-COL-05-ReachabilityFireability-13 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-ReachabilityFireability-00: EF true tandem / insertion
PermAdmissibility-COL-05-ReachabilityFireability-01: EF true tandem / insertion
PermAdmissibility-COL-05-ReachabilityFireability-02: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-03: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-04: AG false tandem / insertion
PermAdmissibility-COL-05-ReachabilityFireability-05: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-06: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-07: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-08: INITIAL true skeleton: preprocessing
PermAdmissibility-COL-05-ReachabilityFireability-09: AG false tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-10: EF true findpath
PermAdmissibility-COL-05-ReachabilityFireability-11: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-12: EF true tandem / insertion
PermAdmissibility-COL-05-ReachabilityFireability-13: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-14: EF true tandem / relaxed
PermAdmissibility-COL-05-ReachabilityFireability-15: EF true tandem / insertion


Time elapsed: 129 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-05"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-05, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122200479"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-05.tgz
mv PermAdmissibility-COL-05 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;