Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122100406.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ParamProductionCell-PT-5, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122100406
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 25K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 158K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 98K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Mar 28 16:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 28 16:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 27 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 06:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 25 07:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 25 07:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 174K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-00
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-01
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-02
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-03
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-04
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-05
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-06
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-07
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-08
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-09
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-10
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-11
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-12
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-13
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-14
FORMULA_NAME ParamProductionCell-PT-5-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620944225040

starting LoLA
BK_INPUT ParamProductionCell-PT-5
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620944225772

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type EXCL) for 36 ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 36 ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 36 ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 36 ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: result : false
lola: markings : 503
lola: fired transitions : 510
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: CANCELED task # 49 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 50 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 52 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 59 (type EXCL) for 27 ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 27 ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 27 ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 58 (type SRCH) for 27 ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-12
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 59 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: result : false
lola: markings : 589
lola: fired transitions : 598
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 55 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 56 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 58 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 55 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: result : unknown
lola: fired transitions : 4177
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type EXCL) for 45 ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 62 (type FNDP) for 45 ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 45 ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-56.sara.lola:
LAUNCH task # 65 (type SRCH) for 45 ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: result : true
lola: markings : 41
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 63 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 65 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-15 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type EXCL) for 3 ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type FNDP) for 3 ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 3 ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 3 ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 62 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 26
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: lola: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 73 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: result : false
lola: markings : 559
lola: fired transitions : 566
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 69 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 72 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 141 (type EXCL) for 33 ParamProductionCell-PT-5-ReachabilityCardinality-11
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 95 (type FNDP) for 18 ParamProductionCell-PT-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type EQUN) for 18 ParamProductionCell-PT-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type SRCH) for 18 ParamProductionCell-PT-5-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 69 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-01
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 112 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-06
lola: result : true
lola: markings : 72
lola: fired transitions : 71
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 95 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 106 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 80 (type FNDP) for 21 ParamProductionCell-PT-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type EQUN) for 21 ParamProductionCell-PT-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 102 (type SRCH) for 21 ParamProductionCell-PT-5-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 95 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 70
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-63.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.

lola: FINISHED task # 141 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-11
lola: result : false
lola: markings : 614
lola: fired transitions : 621
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-86.sara.
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 97 (type EXCL) for 9 ParamProductionCell-PT-5-ReachabilityCardinality-03
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 97 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-03
lola: result : true
lola: markings : 101
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 84 (type EXCL) for 12 ParamProductionCell-PT-5-ReachabilityCardinality-04
lola: time limit : 400 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 84 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-04
lola: result : false
lola: markings : 622
lola: fired transitions : 628
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 132 (type EXCL) for 24 ParamProductionCell-PT-5-ReachabilityCardinality-08
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 132 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-08
lola: result : false
lola: markings : 739
lola: fired transitions : 757
lola: time used : 0.000000
lola: memory pages used : 1

lola: LAUNCH task # 147 (type EXCL) for 39 ParamProductionCell-PT-5-ReachabilityCardinality-13
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-09
lola: result : false
lola: FINISHED task # 86 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-07
lola: result : false
lola: CANCELED task # 80 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 102 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 99 (type FNDP) for 0 ParamProductionCell-PT-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 104 (type EQUN) for 0 ParamProductionCell-PT-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type SRCH) for 0 ParamProductionCell-PT-5-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 15105
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 114 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-00
lola: result : true
lola: markings : 300
lola: fired transitions : 300
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 99 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 104 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 90 (type FNDP) for 30 ParamProductionCell-PT-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 91 (type EQUN) for 30 ParamProductionCell-PT-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 30 ParamProductionCell-PT-5-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 99 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 293
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 147 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-13
lola: result : false
lola: markings : 585
lola: fired transitions : 593
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 135 (type EXCL) for 15 ParamProductionCell-PT-5-ReachabilityCardinality-05
lola: time limit : 900 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-104.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-91.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 135 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-05
lola: result : false
lola: markings : 2324
lola: fired transitions : 2562
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 123 (type EXCL) for 42 ParamProductionCell-PT-5-ReachabilityCardinality-14
lola: time limit : 1200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 123 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-14
lola: result : false
lola: markings : 1116
lola: fired transitions : 1157
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 94 (type EXCL) for 6 ParamProductionCell-PT-5-ReachabilityCardinality-02
lola: time limit : 1800 sec
lola: memory limit: 32 pages

lola: FINISHED task # 94 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-02
lola: result : false
lola: markings : 642
lola: fired transitions : 649
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 101 (type EXCL) for 30 ParamProductionCell-PT-5-ReachabilityCardinality-10
lola: time limit : 3600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 101 (type EXCL) for ParamProductionCell-PT-5-ReachabilityCardinality-10
lola: result : false
lola: markings : 652
lola: fired transitions : 665
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 90 (type FNDP) for ParamProductionCell-PT-5-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 91 (type EQUN) for ParamProductionCell-PT-5-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 100 (type SRCH) for ParamProductionCell-PT-5-ReachabilityCardinality-10 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-ReachabilityCardinality-00: EF true tandem / insertion
ParamProductionCell-PT-5-ReachabilityCardinality-01: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-02: AG true tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-03: EF true tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-04: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-05: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-06: EF true tandem / insertion
ParamProductionCell-PT-5-ReachabilityCardinality-07: EF false state equation
ParamProductionCell-PT-5-ReachabilityCardinality-08: AG true tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-09: AG true tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-10: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-11: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-12: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-13: EF false tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-14: AG true tandem / relaxed
ParamProductionCell-PT-5-ReachabilityCardinality-15: AG false tandem / relaxed


Time elapsed: 0 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-5"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-5, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122100406"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-5.tgz
mv ParamProductionCell-PT-5 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;