fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r137-tall-162089122100402
Last Updated
Jun 28, 2021

About the Execution of LoLA for ParamProductionCell-PT-5

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1229.144 51385.00 102967.00 112.40 FTTTFFFFTTFTTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122100402.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ParamProductionCell-PT-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122100402
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 25K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 158K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 98K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Mar 28 16:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 28 16:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 27 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 06:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 25 07:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 25 07:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 174K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-00
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-01
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-02
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-03
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-04
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-05
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-06
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-07
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-08
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-09
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-10
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-11
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-12
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-13
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-14
FORMULA_NAME ParamProductionCell-PT-5-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620944091108

starting LoLA
BK_INPUT ParamProductionCell-PT-5
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ParamProductionCell-PT-5-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-5-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620944142493

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 20 (type EXCL) for 19 ParamProductionCell-PT-5-CTLFireability-05
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 56 (type FNDP) for 50 ParamProductionCell-PT-5-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 50 ParamProductionCell-PT-5-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 50 ParamProductionCell-PT-5-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 59 (type SRCH) for ParamProductionCell-PT-5-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 56 (type FNDP) for ParamProductionCell-PT-5-CTLFireability-14
lola: result : true
lola: fired transitions : 21
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for ParamProductionCell-PT-5-CTLFireability-14 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/211 3/32 ParamProductionCell-PT-5-CTLFireability-05 612364 m, 122472 m/sec, 4097238 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-05
lola: result : false
lola: markings : 688558
lola: fired transitions : 4767607
lola: time used : 6.000000
lola: memory pages used : 4
lola: LAUNCH task # 54 (type EXCL) for 53 ParamProductionCell-PT-5-CTLFireability-15
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-15
lola: result : false
lola: markings : 565269
lola: fired transitions : 2464231
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 48 (type EXCL) for 47 ParamProductionCell-PT-5-CTLFireability-13
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 1/239 2/32 ParamProductionCell-PT-5-CTLFireability-13 363987 m, 72797 m/sec, 1137708 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 48 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-13
lola: result : false
lola: markings : 553550
lola: fired transitions : 1864516
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 45 (type EXCL) for 44 ParamProductionCell-PT-5-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 4/256 5/32 ParamProductionCell-PT-5-CTLFireability-12 1005760 m, 201152 m/sec, 3988488 t fired, .

Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-12
lola: result : true
lola: markings : 1162417
lola: fired transitions : 5582419
lola: time used : 6.000000
lola: memory pages used : 6
lola: LAUNCH task # 42 (type EXCL) for 41 ParamProductionCell-PT-5-CTLFireability-11
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-11
lola: result : true
lola: markings : 4196
lola: fired transitions : 9849
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 34 ParamProductionCell-PT-5-CTLFireability-10
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 3/298 4/32 ParamProductionCell-PT-5-CTLFireability-10 678047 m, 135609 m/sec, 3003768 t fired, .

Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 8/298 8/32 ParamProductionCell-PT-5-CTLFireability-10 1574803 m, 179351 m/sec, 7576445 t fired, .

Time elapsed: 25 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-10
lola: result : true
lola: markings : 1657242
lola: fired transitions : 8567542
lola: time used : 10.000000
lola: memory pages used : 8
lola: LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-5-CTLFireability-09
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-09
lola: result : true
lola: markings : 711946
lola: fired transitions : 3004485
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 29 (type EXCL) for 28 ParamProductionCell-PT-5-CTLFireability-08
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-08
lola: result : true
lola: markings : 316
lola: fired transitions : 374
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ParamProductionCell-PT-5-CTLFireability-07
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 0/396 1/32 ParamProductionCell-PT-5-CTLFireability-07 28534 m, 5706 m/sec, 81947 t fired, .

Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 26 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-07
lola: result : false
lola: markings : 36599
lola: fired transitions : 114221
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 12 ParamProductionCell-PT-5-CTLFireability-04
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-04
lola: result : true
lola: markings : 2726
lola: fired transitions : 3332
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-5-CTLFireability-03
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-03
lola: result : true
lola: markings : 58
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-5-CTLFireability-02
lola: time limit : 595 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/595 6/32 ParamProductionCell-PT-5-CTLFireability-02 1196671 m, 239334 m/sec, 4789187 t fired, .

Time elapsed: 35 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-02
lola: result : true
lola: markings : 1534933
lola: fired transitions : 6603590
lola: time used : 7.000000
lola: memory pages used : 8
lola: LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-5-CTLFireability-00
lola: time limit : 712 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/712 4/32 ParamProductionCell-PT-5-CTLFireability-00 799260 m, 159852 m/sec, 3002208 t fired, .

Time elapsed: 40 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/712 7/32 ParamProductionCell-PT-5-CTLFireability-00 1297433 m, 99634 m/sec, 7639521 t fired, .

Time elapsed: 45 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-00
lola: result : false
lola: markings : 1442733
lola: fired transitions : 10473333
lola: time used : 12.000000
lola: memory pages used : 7
lola: LAUNCH task # 17 (type EXCL) for 12 ParamProductionCell-PT-5-CTLFireability-04
lola: time limit : 887 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-04
lola: result : false
lola: markings : 184
lola: fired transitions : 223
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 34 ParamProductionCell-PT-5-CTLFireability-10
lola: time limit : 1183 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-00: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-04: CONJ false state space / EG
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-5-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-5-CTLFireability-10: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 1/1183 2/32 ParamProductionCell-PT-5-CTLFireability-10 332336 m, 66467 m/sec, 2049245 t fired, .

Time elapsed: 50 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 37 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-10
lola: result : false
lola: markings : 407063
lola: fired transitions : 2619942
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 23 (type EXCL) for 22 ParamProductionCell-PT-5-CTLFireability-06
lola: time limit : 1774 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-06
lola: result : false
lola: markings : 12345
lola: fired transitions : 43885
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-5-CTLFireability-01
lola: time limit : 3549 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-5-CTLFireability-01
lola: result : true
lola: markings : 391
lola: fired transitions : 613
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-5-CTLFireability-00: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-01: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-04: CONJ false state space / EG
ParamProductionCell-PT-5-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-06: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-10: CONJ false CTL model checker
ParamProductionCell-PT-5-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-5-CTLFireability-13: CTL false CTL model checker
ParamProductionCell-PT-5-CTLFireability-14: EF true findpath
ParamProductionCell-PT-5-CTLFireability-15: CTL false CTL model checker


Time elapsed: 51 secs. Pages in use: 8

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122100402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-5.tgz
mv ParamProductionCell-PT-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;