fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r137-tall-162089122100394
Last Updated
Jun 28, 2021

About the Execution of LoLA for ParamProductionCell-PT-4

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2049.151 63548.00 126773.00 155.20 TTTFTFTFTFFFFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122100394.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ParamProductionCell-PT-4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122100394
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 81K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Mar 28 16:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 28 16:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Mar 27 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 06:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Mar 25 07:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 25 07:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 174K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-00
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-01
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-02
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-03
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-04
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-05
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-06
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-07
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-08
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-09
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-10
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-11
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-12
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-13
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-14
FORMULA_NAME ParamProductionCell-PT-4-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620943654042

starting LoLA
BK_INPUT ParamProductionCell-PT-4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ParamProductionCell-PT-4-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-4-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620943717590

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-4-CTLFireability-00
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 81 (type FNDP) for 18 ParamProductionCell-PT-4-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 18 ParamProductionCell-PT-4-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 18 ParamProductionCell-PT-4-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 84 (type SRCH) for ParamProductionCell-PT-4-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 81 (type FNDP) for ParamProductionCell-PT-4-CTLFireability-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for ParamProductionCell-PT-4-CTLFireability-06 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/CTLFireability-82.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-00
lola: result : true
lola: markings : 125304
lola: fired transitions : 421407
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 ParamProductionCell-PT-4-CTLFireability-15
lola: time limit : 189 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 4/189 6/32 ParamProductionCell-PT-4-CTLFireability-15 1251464 m, 250292 m/sec, 4333587 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 9/189 9/32 ParamProductionCell-PT-4-CTLFireability-15 1755380 m, 100783 m/sec, 8990787 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 78 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-15
lola: result : false
lola: markings : 1798426
lola: fired transitions : 9677748
lola: time used : 10.000000
lola: memory pages used : 9
lola: LAUNCH task # 72 (type EXCL) for 63 ParamProductionCell-PT-4-CTLFireability-13
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 63 ParamProductionCell-PT-4-CTLFireability-13
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 60 ParamProductionCell-PT-4-CTLFireability-12
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-12
lola: result : false
lola: markings : 15298
lola: fired transitions : 49064
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 ParamProductionCell-PT-4-CTLFireability-11
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 4/239 4/32 ParamProductionCell-PT-4-CTLFireability-11 786674 m, 157334 m/sec, 3326757 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 9/239 8/32 ParamProductionCell-PT-4-CTLFireability-11 1625231 m, 167711 m/sec, 7317924 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 14/239 12/32 ParamProductionCell-PT-4-CTLFireability-11 2384883 m, 151930 m/sec, 11449121 t fired, .

Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 58 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-11
lola: result : false
lola: markings : 2409739
lola: fired transitions : 12263072
lola: time used : 16.000000
lola: memory pages used : 12
lola: LAUNCH task # 55 (type EXCL) for 54 ParamProductionCell-PT-4-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-10
lola: result : false
lola: markings : 443
lola: fired transitions : 588
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 40 ParamProductionCell-PT-4-CTLFireability-08
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 2 1 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 3/274 4/32 ParamProductionCell-PT-4-CTLFireability-08 690802 m, 138160 m/sec, 2920504 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-08: DISJ 0 2 1 0 3 0 0 0
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 8/274 8/32 ParamProductionCell-PT-4-CTLFireability-08 1533809 m, 168601 m/sec, 7206956 t fired, .

Time elapsed: 35 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 49 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-08
lola: result : false
lola: markings : 1932424
lola: fired transitions : 9550174
lola: time used : 11.000000
lola: memory pages used : 9
lola: LAUNCH task # 47 (type EXCL) for 40 ParamProductionCell-PT-4-CTLFireability-08
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-08
lola: result : true
lola: markings : 36
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ParamProductionCell-PT-4-CTLFireability-07
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-07
lola: result : false
lola: markings : 426
lola: fired transitions : 1260
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ParamProductionCell-PT-4-CTLFireability-05
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-05
lola: result : false
lola: markings : 1005
lola: fired transitions : 1454
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ParamProductionCell-PT-4-CTLFireability-04
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-04
lola: result : true
lola: markings : 20585
lola: fired transitions : 46126
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-4-CTLFireability-03
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/508 4/32 ParamProductionCell-PT-4-CTLFireability-03 773504 m, 154700 m/sec, 2411979 t fired, .

Time elapsed: 40 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 7/508 7/32 ParamProductionCell-PT-4-CTLFireability-03 1423345 m, 129968 m/sec, 6460669 t fired, .

Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 12/508 10/32 ParamProductionCell-PT-4-CTLFireability-03 1944073 m, 104145 m/sec, 10423248 t fired, .

Time elapsed: 50 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 14992)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 17/508 11/32 ParamProductionCell-PT-4-CTLFireability-03 2343419 m, 79869 m/sec, 14487732 t fired, .

Time elapsed: 55 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-03
lola: result : false
lola: markings : 2409739
lola: fired transitions : 15857202
lola: time used : 19.000000
lola: memory pages used : 12
lola: LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-4-CTLFireability-02
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-02
lola: result : true
lola: markings : 488
lola: fired transitions : 898
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-4-CTLFireability-01
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-01
lola: result : true
lola: markings : 22
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 80 (type EXCL) for 51 ParamProductionCell-PT-4-CTLFireability-09
lola: time limit : 885 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-01: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-03: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLFireability-06: CONJ 0 1 0 0 7 0 0 5
ParamProductionCell-PT-4-CTLFireability-09: EFAG 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLFireability-13: CONJ 0 1 0 0 5 0 0 0
ParamProductionCell-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 3/885 3/32 ParamProductionCell-PT-4-CTLFireability-09 666741 m, 133348 m/sec, 1826292 t fired, .

Time elapsed: 60 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 80 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-09
lola: result : true
lola: markings : 1152150
lola: fired transitions : 3824848
lola: time used : 6.000000
lola: memory pages used : 5
lola: LAUNCH task # 21 (type EXCL) for 18 ParamProductionCell-PT-4-CTLFireability-06
lola: time limit : 1179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-06
lola: result : true
lola: markings : 353
lola: fired transitions : 995
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 74 ParamProductionCell-PT-4-CTLFireability-14
lola: time limit : 1768 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-14
lola: result : false
lola: markings : 2790
lola: fired transitions : 8258
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 63 ParamProductionCell-PT-4-CTLFireability-13
lola: time limit : 3537 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for ParamProductionCell-PT-4-CTLFireability-13
lola: result : false
lola: markings : 367
lola: fired transitions : 745
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-01: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-02: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-03: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-4-CTLFireability-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-06: CONJ true CONJ
ParamProductionCell-PT-4-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-08: DISJ true state space /EXEF
ParamProductionCell-PT-4-CTLFireability-09: EFAG false tscc_search
ParamProductionCell-PT-4-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-12: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-4-CTLFireability-14: CTL false CTL model checker
ParamProductionCell-PT-4-CTLFireability-15: CTL false CTL model checker


Time elapsed: 63 secs. Pages in use: 12

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122100394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-4.tgz
mv ParamProductionCell-PT-4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;