fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r121-tall-162075407200649
Last Updated
Jun 28, 2021

About the Execution of ITS-Tools for LamportFastMutEx-PT-3

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
535.575 18422.00 26814.00 345.80 TFTFFFFFFTFTTTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r121-tall-162075407200649.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is LamportFastMutEx-PT-3, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r121-tall-162075407200649
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 820K
-rw-r--r-- 1 mcc users 44K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 247K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 40K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 205K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.4K Apr 26 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 38K Apr 26 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Apr 26 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 29K Apr 26 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.2K Mar 27 06:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 27 06:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Mar 25 07:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 32K Mar 25 07:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.0K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 77K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-00
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-01
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-02
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-03
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-04
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-05
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-06
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-07
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-08
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-09
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-10
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-11
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-12
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-13
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-14
FORMULA_NAME LamportFastMutEx-PT-3-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1620881337007

Running Version 0
[2021-05-13 04:48:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-13 04:48:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-13 04:48:58] [INFO ] Load time of PNML (sax parser for PT used): 49 ms
[2021-05-13 04:48:58] [INFO ] Transformed 100 places.
[2021-05-13 04:48:58] [INFO ] Transformed 156 transitions.
[2021-05-13 04:48:58] [INFO ] Found NUPN structural information;
[2021-05-13 04:48:58] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3]
[2021-05-13 04:48:58] [INFO ] Parsed PT model containing 100 places and 156 transitions in 90 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 22 ms.
Deduced a syphon composed of 29 places in 2 ms
Reduce places removed 29 places and 42 transitions.
Support contains 71 out of 71 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 71/71 places, 114/114 transitions.
Applied a total of 0 rules in 7 ms. Remains 71 /71 variables (removed 0) and now considering 114/114 (removed 0) transitions.
[2021-05-13 04:48:58] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
// Phase 1: matrix 96 rows 71 cols
[2021-05-13 04:48:58] [INFO ] Computed 17 place invariants in 11 ms
[2021-05-13 04:48:58] [INFO ] Implicit Places using invariants in 102 ms returned []
[2021-05-13 04:48:58] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
// Phase 1: matrix 96 rows 71 cols
[2021-05-13 04:48:58] [INFO ] Computed 17 place invariants in 6 ms
[2021-05-13 04:48:58] [INFO ] State equation strengthened by 33 read => feed constraints.
[2021-05-13 04:48:58] [INFO ] Implicit Places using invariants and state equation in 77 ms returned []
Implicit Place search using SMT with State Equation took 204 ms to find 0 implicit places.
[2021-05-13 04:48:58] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
// Phase 1: matrix 96 rows 71 cols
[2021-05-13 04:48:58] [INFO ] Computed 17 place invariants in 2 ms
[2021-05-13 04:48:59] [INFO ] Dead Transitions using invariants and state equation in 94 ms returned []
Finished structural reductions, in 1 iterations. Remains : 71/71 places, 114/114 transitions.
[2021-05-13 04:48:59] [INFO ] Flatten gal took : 36 ms
[2021-05-13 04:48:59] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA LamportFastMutEx-PT-3-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-13 04:48:59] [INFO ] Flatten gal took : 15 ms
[2021-05-13 04:48:59] [INFO ] Input system was already deterministic with 114 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 2106 ms. (steps per millisecond=47 ) properties (out of 75) seen :20
Running SMT prover for 55 properties.
[2021-05-13 04:49:01] [INFO ] Flow matrix only has 96 transitions (discarded 18 similar events)
// Phase 1: matrix 96 rows 71 cols
[2021-05-13 04:49:01] [INFO ] Computed 17 place invariants in 4 ms
[2021-05-13 04:49:01] [INFO ] [Real]Absence check using 17 positive place invariants in 3 ms returned sat
[2021-05-13 04:49:01] [INFO ] SMT Verify possible in real domain returnedunsat :36 sat :0 real:19
[2021-05-13 04:49:01] [INFO ] [Nat]Absence check using 17 positive place invariants in 3 ms returned sat
[2021-05-13 04:49:01] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-13 04:49:01] [INFO ] [Nat]Absence check using state equation in 33 ms returned unsat :17 sat :38
[2021-05-13 04:49:01] [INFO ] State equation strengthened by 33 read => feed constraints.
[2021-05-13 04:49:01] [INFO ] [Nat]Added 33 Read/Feed constraints in 2 ms returned sat
Attempting to minimize the solution found.
Minimization took 17 ms.
[2021-05-13 04:49:01] [INFO ] SMT Verify possible in nat domain returned unsat :17 sat :38
Successfully simplified 53 atomic propositions for a total of 15 simplifications.
[2021-05-13 04:49:01] [INFO ] Initial state test concluded for 3 properties.
FORMULA LamportFastMutEx-PT-3-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 68 transition count 111
Applied a total of 6 rules in 16 ms. Remains 68 /71 variables (removed 3) and now considering 111/114 (removed 3) transitions.
[2021-05-13 04:49:01] [INFO ] Flatten gal took : 8 ms
[2021-05-13 04:49:01] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA LamportFastMutEx-PT-3-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-13 04:49:01] [INFO ] Flatten gal took : 8 ms
[2021-05-13 04:49:01] [INFO ] Input system was already deterministic with 111 transitions.
Applied a total of 0 rules in 4 ms. Remains 71 /71 variables (removed 0) and now considering 114/114 (removed 0) transitions.
[2021-05-13 04:49:01] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:01] [INFO ] Flatten gal took : 12 ms
[2021-05-13 04:49:01] [INFO ] Input system was already deterministic with 114 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 1) seen :0
Probably explored full state space saw : 19742 states, properties seen :{}
Probabilistic random walk after 78014 steps, saw 19742 distinct states, run finished after 219 ms. (steps per millisecond=356 ) properties seen :{}
Explored full state space saw : 19742 states, properties seen :{}
Exhaustive walk after 78014 steps, saw 19742 distinct states, run finished after 132 ms. (steps per millisecond=591 ) properties seen :{}
FORMULA LamportFastMutEx-PT-3-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 70 transition count 113
Applied a total of 2 rules in 7 ms. Remains 70 /71 variables (removed 1) and now considering 113/114 (removed 1) transitions.
[2021-05-13 04:49:02] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:02] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:02] [INFO ] Input system was already deterministic with 113 transitions.
[2021-05-13 04:49:02] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:02] [INFO ] Flatten gal took : 8 ms
[2021-05-13 04:49:02] [INFO ] Time to serialize gal into /tmp/CTLCardinality10294639066054766113.gal : 2 ms
[2021-05-13 04:49:02] [INFO ] Time to serialize properties into /tmp/CTLCardinality13758301822724167672.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality10294639066054766113.gal, -t, CGAL, -ctl, /tmp/CTLCardinality13758301822724167672.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality10294639066054766113.gal -t CGAL -ctl /tmp/CTLCardinality13758301822724167672.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,18888,0.188962,10756,2,1989,5,19797,6,0,395,28216,0


Converting to forward existential form...Done !
original formula: EF((((P_setx_3_1+P_wait_2_1)>(((P_ifxi_10_3+x_0)+y_2)+P_fordo_12_1)) * !(EF(((EF((((P_awaity_3+P_done_1_2)+P_done_3_1)<=(P_done_2_1+P_wait_2_2))) + ((((P_done_2_1+P_setx_3_2)+P_ifyi_15_2)+P_done_3_2)>29)) + (((((((y_2+y_0)+P_await_13_2)+P_setbi_24_3)+P_sety_9_3)+P_setbi_5_1)+P_setbi_5_3)<4))))))
=> equivalent forward existential formula: [((FwdU(Init,TRUE) * ((P_setx_3_1+P_wait_2_1)>(((P_ifxi_10_3+x_0)+y_2)+P_fordo_12_1))) * !(E(TRUE U ((E(TRUE U (((P_awaity_3+P_done_1_2)+P_done_3_1)<=(P_done_2_1+P_wait_2_2))) + ((((P_done_2_1+P_setx_3_2)+P_ifyi_15_2)+P_done_3_2)>29)) + (((((((y_2+y_0)+P_await_13_2)+P_setbi_24_3)+P_sety_9_3)+P_setbi_5_1)+P_setbi_5_3)<4)))))] != FALSE
Reverse transition relation is NOT exact ! Due to transitions t6, t7, t8, t9, t10, t11, t12, t13, t14, t15, t16, t17, t28, t30, t32, t33, t34, t35, t39, t41, t42, t43, t44, t46, t47, t48, t49, t61, t63, t78, t79, t80, t81, t82, t83, t84, t85, t86, t87, t88, t89, t94, t95, t96, t98, t99, t100, t102, t103, t104, t105, t106, t107, t108, t109, t110, t112, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :21/35/57/113
(forward)formula 0,0,0.959475,33304,1,0,272,138864,228,107,2782,140957,246
FORMULA LamportFastMutEx-PT-3-CTLCardinality-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL
Formula is FALSE !

***************************************

Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 69 transition count 112
Applied a total of 4 rules in 7 ms. Remains 69 /71 variables (removed 2) and now considering 112/114 (removed 2) transitions.
[2021-05-13 04:49:03] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 7 ms
FORMULA LamportFastMutEx-PT-3-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:03] [INFO ] Input system was already deterministic with 112 transitions.
[2021-05-13 04:49:03] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 8 ms
[2021-05-13 04:49:03] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA LamportFastMutEx-PT-3-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-3-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 7 ms
[2021-05-13 04:49:03] [INFO ] Applying decomposition
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 7 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph14631419028462245221.txt, -o, /tmp/graph14631419028462245221.bin, -w, /tmp/graph14631419028462245221.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph14631419028462245221.bin, -l, -1, -v, -w, /tmp/graph14631419028462245221.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-13 04:49:03] [INFO ] Decomposing Gal with order
[2021-05-13 04:49:03] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-13 04:49:03] [INFO ] Removed a total of 109 redundant transitions.
[2021-05-13 04:49:03] [INFO ] Flatten gal took : 46 ms
[2021-05-13 04:49:03] [INFO ] Fuse similar labels procedure discarded/fused a total of 51 labels/synchronizations in 7 ms.
[2021-05-13 04:49:03] [INFO ] Time to serialize gal into /tmp/CTLCardinality18289647402186993684.gal : 3 ms
[2021-05-13 04:49:03] [INFO ] Time to serialize properties into /tmp/CTLCardinality2911242835469971352.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality18289647402186993684.gal, -t, CGAL, -ctl, /tmp/CTLCardinality2911242835469971352.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality18289647402186993684.gal -t CGAL -ctl /tmp/CTLCardinality2911242835469971352.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 6 CTL formulae.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,19742,0.314743,16212,2,3857,5,38606,6,0,419,52920,0


Converting to forward existential form...Done !
original formula: ((AG(EF(EX(EX(TRUE)))) + EF((((((((((((((((((((((((((((gu3.P_start_1_1+gu3.P_start_1_2)+gu3.P_start_1_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu3.P_ifyi_15_1)+gu3.P_ifyi_15_2)+gu3.P_ifyi_15_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)>=9))) + AG((((((((((((((((((((((((((((((((((gu1.P_setbi_5_1+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)+gu1.P_b_1_false)+gu1.P_b_1_true)+gu1.P_b_2_false)+gu1.P_b_2_true)+gu1.P_b_3_false)+gu1.P_b_3_true)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gi1.gu2.P_ifxi_10_1)+gi1.gu2.P_ifxi_10_2)+gi1.gu2.P_ifxi_10_3)<=((((((((((((((((((((((((((gi1.gu0.P_fordo_12_1+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gi1.gu2.P_done_1_1)+gi1.gu2.P_done_1_2)+gi1.gu2.P_done_1_3)+gi1.gu2.P_done_2_1)+gi1.gu2.P_done_2_2)+gi1.gu2.P_done_2_3)+gi1.gu2.P_done_3_1)+gi1.gu2.P_done_3_2)+gi1.gu2.P_done_3_3))&&((((((((((((gu3.P_wait_1_1+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)>=7))&&((((((gu1.P_setbi_24_1+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)<18))||(((((((((((((((((((((((((((((((((((((gi1.gu2.P_ifxi_10_1+gi1.gu2.P_ifxi_10_2)+gi1.gu2.P_ifxi_10_3)+gi1.gu0.y_0)+gi1.gu0.y_1)+gi1.gu0.y_2)+gi1.gu0.y_3)+gu3.P_ifyi_15_1)+gu3.P_ifyi_15_2)+gu3.P_ifyi_15_3)+gu1.P_setbi_5_1)+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gi1.gu0.P_CS_21_1)+gi1.gu0.P_CS_21_2)+gi1.gu0.P_CS_21_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)<=((((((((((((((((((gi1.gu2.P_done_1_1+gi1.gu2.P_done_1_2)+gi1.gu2.P_done_1_3)+gi1.gu2.P_done_2_1)+gi1.gu2.P_done_2_2)+gi1.gu2.P_done_2_3)+gi1.gu2.P_done_3_1)+gi1.gu2.P_done_3_2)+gi1.gu2.P_done_3_3)+gi1.gu0.y_0)+gi1.gu0.y_1)+gi1.gu0.y_2)+gi1.gu0.y_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)))))
=> equivalent forward existential formula: [(FwdU((Init * !((!(E(TRUE U !(E(TRUE U EX(EX(TRUE)))))) + E(TRUE U (((((((((((((((((((((((((((gu3.P_start_1_1+gu3.P_start_1_2)+gu3.P_start_1_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu3.P_ifyi_15_1)+gu3.P_ifyi_15_2)+gu3.P_ifyi_15_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)>=9))))),TRUE) * !((((((((((((((((((((((((((((((((((gu1.P_setbi_5_1+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)+gu1.P_b_1_false)+gu1.P_b_1_true)+gu1.P_b_2_false)+gu1.P_b_2_true)+gu1.P_b_3_false)+gu1.P_b_3_true)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gi1.gu2.P_ifxi_10_1)+gi1.gu2.P_ifxi_10_2)+gi1.gu2.P_ifxi_10_3)<=((((((((((((((((((((((((((gi1.gu0.P_fordo_12_1+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gi1.gu2.P_done_1_1)+gi1.gu2.P_done_1_2)+gi1.gu2.P_done_1_3)+gi1.gu2.P_done_2_1)+gi1.gu2.P_done_2_2)+gi1.gu2.P_done_2_3)+gi1.gu2.P_done_3_1)+gi1.gu2.P_done_3_2)+gi1.gu2.P_done_3_3))&&((((((((((((gu3.P_wait_1_1+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)>=7))&&((((((gu1.P_setbi_24_1+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_setx_3_1)+gu1.P_setx_3_2)+gu1.P_setx_3_3)<18))||(((((((((((((((((((((((((((((((((((((gi1.gu2.P_ifxi_10_1+gi1.gu2.P_ifxi_10_2)+gi1.gu2.P_ifxi_10_3)+gi1.gu0.y_0)+gi1.gu0.y_1)+gi1.gu0.y_2)+gi1.gu0.y_3)+gu3.P_ifyi_15_1)+gu3.P_ifyi_15_2)+gu3.P_ifyi_15_3)+gu1.P_setbi_5_1)+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.P_ify0_4_1)+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gi1.gu0.P_fordo_12_1)+gu3.P_fordo_12_2)+gu3.P_fordo_12_3)+gi1.gu0.P_CS_21_1)+gi1.gu0.P_CS_21_2)+gi1.gu0.P_CS_21_3)+gu3.P_await_13_1)+gu3.P_await_13_2)+gu3.P_await_13_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)<=((((((((((((((((((gi1.gu2.P_done_1_1+gi1.gu2.P_done_1_2)+gi1.gu2.P_done_1_3)+gi1.gu2.P_done_2_1)+gi1.gu2.P_done_2_2)+gi1.gu2.P_done_2_3)+gi1.gu2.P_done_3_1)+gi1.gu2.P_done_3_2)+gi1.gu2.P_done_3_3)+gi1.gu0.y_0)+gi1.gu0.y_1)+gi1.gu0.y_2)+gi1.gu0.y_3)+gu3.P_setbi_11_1)+gi1.gu0.P_setbi_11_2)+gu3.P_setbi_11_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)))))] = FALSE
Reverse transition relation is NOT exact ! Due to transitions gu1.t6, gu1.t7, gu1.t8, gu1.t9, gu1.t10, gu1.t11, gu1.t12, gu1.t13, gu1.t14, gu1.t15, gu1.t16, gu1.t17, gu1.t28, gu1.t30, gu1.t32, gi1.t49, gi1.t45, t1, t3, t5, t33, t34, t35, t39, t61, t63, t81, t82, t83, t84, t85, t86, t87, t88, t89, t90, t91, t92, t99, t102, t104, t108, t110, t111, t112, t113, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :9/30/46/85
(forward)formula 0,1,5.16859,151888,1,0,287,726158,184,124,14335,695305,283
FORMULA LamportFastMutEx-PT-3-CTLCardinality-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EF(EG((!(EX((((((((((((((((((((((((((((((((gu1.P_ify0_4_1+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)+gu1.P_setbi_5_1)+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.x_0)+gu1.x_1)+gu1.x_2)+gu1.x_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu1.P_b_1_false)+gu1.P_b_1_true)+gu1.P_b_2_false)+gu1.P_b_2_true)+gu1.P_b_3_false)+gu1.P_b_3_true)<=11))) + !(AG(EX(TRUE))))))
=> equivalent forward existential formula: [FwdG(FwdU(Init,TRUE),(!(EX((((((((((((((((((((((((((((((((gu1.P_ify0_4_1+gu1.P_ify0_4_2)+gu1.P_ify0_4_3)+gu1.P_setbi_24_1)+gu3.P_setbi_24_2)+gu3.P_setbi_24_3)+gu1.P_awaity_1)+gu1.P_awaity_2)+gu1.P_awaity_3)+gu1.P_setbi_5_1)+gu1.P_setbi_5_2)+gu1.P_setbi_5_3)+gu1.x_0)+gu1.x_1)+gu1.x_2)+gu1.x_3)+gu3.P_wait_1_1)+gu3.P_wait_1_2)+gu3.P_wait_1_3)+gu3.P_wait_2_1)+gu3.P_wait_2_2)+gu3.P_wait_2_3)+gu3.P_wait_3_1)+gu3.P_wait_3_2)+gu3.P_wait_3_3)+gu1.P_b_1_false)+gu1.P_b_1_true)+gu1.P_b_2_false)+gu1.P_b_2_true)+gu1.P_b_3_false)+gu1.P_b_3_true)<=11))) + !(!(E(TRUE U !(EX(TRUE)))))))] != FALSE
(forward)formula 1,0,5.3229,155848,1,0,291,737383,191,125,15213,717038,290
FORMULA LamportFastMutEx-PT-3-CTLCardinality-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: AG((((((((gu1.P_ify0_4_3+gu3.P_wait_1_3)+gu1.P_awaity_2)<=2) + AG(EX(TRUE))) + EX((((gu1.P_b_3_true+gu1.P_awaity_2)+gi1.gu2.P_done_2_1)<=(((((gi1.gu2.P_ifxi_10_2+gu3.P_wait_2_3)+gu1.P_setx_3_1)+gu1.P_awaity_3)+gu3.P_fordo_12_2)+gu3.P_start_1_3)))) + ((((((((gi1.gu0.P_sety_9_2+gi1.gu0.P_setbi_11_2)+gi1.gu0.P_CS_21_3)+gu1.P_ify0_4_1)+gi1.gu0.P_fordo_12_1)+gi1.gu0.P_CS_21_2)+gi1.gu0.y_0)+gi1.gu0.y_2)>47)) + (((((gu3.P_setbi_24_2+gu1.P_awaity_3)+gi1.gu0.P_sety_9_2)+gu3.P_wait_1_3)+gu1.P_setx_3_2)>(((((gi1.gu2.P_done_3_1+gu3.P_start_1_1)+gi1.gu0.y_1)+gu3.P_setbi_24_3)+gu3.P_setbi_11_3)+gu3.P_wait_3_2))))
=> equivalent forward existential formula: [(FwdU(((((FwdU(Init,TRUE) * !((((((gu3.P_setbi_24_2+gu1.P_awaity_3)+gi1.gu0.P_sety_9_2)+gu3.P_wait_1_3)+gu1.P_setx_3_2)>(((((gi1.gu2.P_done_3_1+gu3.P_start_1_1)+gi1.gu0.y_1)+gu3.P_setbi_24_3)+gu3.P_setbi_11_3)+gu3.P_wait_3_2)))) * !(((((((((gi1.gu0.P_sety_9_2+gi1.gu0.P_setbi_11_2)+gi1.gu0.P_CS_21_3)+gu1.P_ify0_4_1)+gi1.gu0.P_fordo_12_1)+gi1.gu0.P_CS_21_2)+gi1.gu0.y_0)+gi1.gu0.y_2)>47))) * !(EX((((gu1.P_b_3_true+gu1.P_awaity_2)+gi1.gu2.P_done_2_1)<=(((((gi1.gu2.P_ifxi_10_2+gu3.P_wait_2_3)+gu1.P_setx_3_1)+gu1.P_awaity_3)+gu3.P_fordo_12_2)+gu3.P_start_1_3))))) * !((((gu1.P_ify0_4_3+gu3.P_wait_1_3)+gu1.P_awaity_2)<=2))),TRUE) * !(EX(TRUE)))] = FALSE
(forward)formula 2,1,5.32299,155848,1,0,291,737383,191,125,15213,717038,290
FORMULA LamportFastMutEx-PT-3-CTLCardinality-09 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: AF(AX(EF(!(EX(((gu1.P_ify0_4_2+gi1.gu2.P_done_1_3)<=((((gu1.P_ify0_4_2+gi1.gu0.y_1)+gu1.P_awaity_3)+gu1.P_setx_3_2)+gi1.gu0.P_CS_21_1)))))))
=> equivalent forward existential formula: [FwdG(Init,!(!(EX(!(E(TRUE U !(EX(((gu1.P_ify0_4_2+gi1.gu2.P_done_1_3)<=((((gu1.P_ify0_4_2+gi1.gu0.y_1)+gu1.P_awaity_3)+gu1.P_setx_3_2)+gi1.gu0.P_CS_21_1))))))))))] = FALSE
(forward)formula 3,1,8.21138,230876,1,0,353,1.11524e+06,192,164,15243,1.08034e+06,385
FORMULA LamportFastMutEx-PT-3-CTLCardinality-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EF(AG(A(!(EX(((((gi1.gu0.y_2+gu1.P_b_2_false)+gu1.x_1)+gu3.P_start_1_1)<=(((((((gi1.gu2.P_done_1_2+gi1.gu2.P_done_3_3)+gu3.P_ifyi_15_3)+gu1.P_setbi_24_1)+gu1.P_b_3_true)+gu1.P_sety_9_1)+gu1.P_b_3_false)+gu1.P_awaity_2)))) U (((gu3.P_setbi_11_1+gu3.P_await_13_1)+gu1.P_ify0_4_2)<=((((gu3.P_wait_1_3+gu1.P_b_1_true)+gi1.gu2.P_done_2_2)+gu1.x_1)+gi1.gu0.P_setbi_11_2)))))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * !(E(TRUE U !(!((E(!((((gu3.P_setbi_11_1+gu3.P_await_13_1)+gu1.P_ify0_4_2)<=((((gu3.P_wait_1_3+gu1.P_b_1_true)+gi1.gu2.P_done_2_2)+gu1.x_1)+gi1.gu0.P_setbi_11_2))) U (!(!(EX(((((gi1.gu0.y_2+gu1.P_b_2_false)+gu1.x_1)+gu3.P_start_1_1)<=(((((((gi1.gu2.P_done_1_2+gi1.gu2.P_done_3_3)+gu3.P_ifyi_15_3)+gu1.P_setbi_24_1)+gu1.P_b_3_true)+gu1.P_sety_9_1)+gu1.P_b_3_false)+gu1.P_awaity_2))))) * !((((gu3.P_setbi_11_1+gu3.P_await_13_1)+gu1.P_ify0_4_2)<=((((gu3.P_wait_1_3+gu1.P_b_1_true)+gi1.gu2.P_done_2_2)+gu1.x_1)+gi1.gu0.P_setbi_11_2))))) + EG(!((((gu3.P_setbi_11_1+gu3.P_await_13_1)+gu1.P_ify0_4_2)<=((((gu3.P_wait_1_3+gu1.P_b_1_true)+gi1.gu2.P_done_2_2)+gu1.x_1)+gi1.gu0.P_setbi_11_2))))))))))] != FALSE
(forward)formula 4,0,10.2729,296544,1,0,481,1.51517e+06,199,226,15436,1.47838e+06,551
FORMULA LamportFastMutEx-PT-3-CTLCardinality-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: !(EX(TRUE))
=> equivalent forward existential formula: [(EY(Init) * TRUE)] = FALSE
(forward)formula 5,0,10.274,296544,1,0,482,1.51523e+06,199,227,15436,1.47846e+06,552
FORMULA LamportFastMutEx-PT-3-CTLCardinality-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************


BK_STOP 1620881355429

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution CTLCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLCardinality -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-3"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is LamportFastMutEx-PT-3, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r121-tall-162075407200649"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-3.tgz
mv LamportFastMutEx-PT-3 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;