About the Execution of LoLA for MAPKbis-PT-5310
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6655.859 | 350528.00 | 341152.00 | 768.10 | F??FT?T??T??TFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r118-tall-162075403500786.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MAPKbis-PT-5310, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075403500786
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 592K
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 40K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 108K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 26 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 26 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Apr 26 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 26 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 27 06:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 06:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Mar 25 07:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 25 07:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 170K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-00
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-01
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-02
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-03
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-04
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-05
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-06
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-07
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-08
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-09
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-10
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-11
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-12
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-13
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-14
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620845758929
starting LoLA
BK_INPUT MAPKbis-PT-5310
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA MAPKbis-PT-5310-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620846109457
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 41 transitions removed,11 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 MAPKbis-PT-5310-CTLFireability-01
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 65 (type FNDP) for 9 MAPKbis-PT-5310-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 9 MAPKbis-PT-5310-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 9 MAPKbis-PT-5310-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 65 (type FNDP) for MAPKbis-PT-5310-CTLFireability-03
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for MAPKbis-PT-5310-CTLFireability-03 (obsolete)
lola: CANCELED task # 68 (type SRCH) for MAPKbis-PT-5310-CTLFireability-03 (obsolete)
lola: FINISHED task # 68 (type SRCH) for MAPKbis-PT-5310-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 66 (type EQUN) for MAPKbis-PT-5310-CTLFireability-03
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/199 4/32 MAPKbis-PT-5310-CTLFireability-01 774157 m, 154831 m/sec, 5484556 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/199 7/32 MAPKbis-PT-5310-CTLFireability-01 1486883 m, 142545 m/sec, 10802265 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/199 9/32 MAPKbis-PT-5310-CTLFireability-01 2162178 m, 135059 m/sec, 15954584 t fired, .
Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/199 12/32 MAPKbis-PT-5310-CTLFireability-01 2821021 m, 131768 m/sec, 21054092 t fired, .
Time elapsed: 21 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/199 15/32 MAPKbis-PT-5310-CTLFireability-01 3462677 m, 128331 m/sec, 26083900 t fired, .
Time elapsed: 26 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/199 17/32 MAPKbis-PT-5310-CTLFireability-01 4089752 m, 125415 m/sec, 31064590 t fired, .
Time elapsed: 31 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/199 20/32 MAPKbis-PT-5310-CTLFireability-01 4706687 m, 123387 m/sec, 36008320 t fired, .
Time elapsed: 36 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/199 22/32 MAPKbis-PT-5310-CTLFireability-01 5315504 m, 121763 m/sec, 40925525 t fired, .
Time elapsed: 41 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/199 25/32 MAPKbis-PT-5310-CTLFireability-01 5916790 m, 120257 m/sec, 45826637 t fired, .
Time elapsed: 46 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/199 27/32 MAPKbis-PT-5310-CTLFireability-01 6510625 m, 118767 m/sec, 50700162 t fired, .
Time elapsed: 51 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/199 30/32 MAPKbis-PT-5310-CTLFireability-01 7098991 m, 117673 m/sec, 55539640 t fired, .
Time elapsed: 56 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/199 32/32 MAPKbis-PT-5310-CTLFireability-01 7681255 m, 116452 m/sec, 60379718 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for MAPKbis-PT-5310-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 57 MAPKbis-PT-5310-CTLFireability-15
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for MAPKbis-PT-5310-CTLFireability-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 MAPKbis-PT-5310-CTLFireability-14
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for MAPKbis-PT-5310-CTLFireability-14
lola: result : false
lola: markings : 65
lola: fired transitions : 98
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 MAPKbis-PT-5310-CTLFireability-11
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/252 6/32 MAPKbis-PT-5310-CTLFireability-11 1211356 m, 242271 m/sec, 6317828 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/252 10/32 MAPKbis-PT-5310-CTLFireability-11 2269764 m, 211681 m/sec, 12088942 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/252 14/32 MAPKbis-PT-5310-CTLFireability-11 3265372 m, 199121 m/sec, 17607674 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/252 18/32 MAPKbis-PT-5310-CTLFireability-11 4234182 m, 193762 m/sec, 23016191 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/252 22/32 MAPKbis-PT-5310-CTLFireability-11 5180293 m, 189222 m/sec, 28349109 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/252 26/32 MAPKbis-PT-5310-CTLFireability-11 6102647 m, 184470 m/sec, 33596410 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/252 30/32 MAPKbis-PT-5310-CTLFireability-11 7004140 m, 180298 m/sec, 38732915 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for MAPKbis-PT-5310-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 MAPKbis-PT-5310-CTLFireability-10
lola: time limit : 268 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/268 4/32 MAPKbis-PT-5310-CTLFireability-10 720517 m, 144103 m/sec, 5494224 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/268 6/32 MAPKbis-PT-5310-CTLFireability-10 1372619 m, 130420 m/sec, 10685711 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/268 9/32 MAPKbis-PT-5310-CTLFireability-10 1994436 m, 124363 m/sec, 15702965 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/268 11/32 MAPKbis-PT-5310-CTLFireability-10 2595582 m, 120229 m/sec, 20631978 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/268 14/32 MAPKbis-PT-5310-CTLFireability-10 3180398 m, 116963 m/sec, 25432451 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/268 16/32 MAPKbis-PT-5310-CTLFireability-10 3709904 m, 105901 m/sec, 29801560 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/268 18/32 MAPKbis-PT-5310-CTLFireability-10 4229585 m, 103936 m/sec, 34103393 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/268 20/32 MAPKbis-PT-5310-CTLFireability-10 4744310 m, 102945 m/sec, 38391300 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/268 22/32 MAPKbis-PT-5310-CTLFireability-10 5254037 m, 101945 m/sec, 42657363 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/268 24/32 MAPKbis-PT-5310-CTLFireability-10 5757790 m, 100750 m/sec, 46892884 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/268 27/32 MAPKbis-PT-5310-CTLFireability-10 6257682 m, 99978 m/sec, 51096081 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/268 29/32 MAPKbis-PT-5310-CTLFireability-10 6755210 m, 99505 m/sec, 55280985 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/268 31/32 MAPKbis-PT-5310-CTLFireability-10 7248278 m, 98613 m/sec, 59458923 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for MAPKbis-PT-5310-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 MAPKbis-PT-5310-CTLFireability-09
lola: time limit : 285 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for MAPKbis-PT-5310-CTLFireability-09
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 MAPKbis-PT-5310-CTLFireability-06
lola: time limit : 311 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for MAPKbis-PT-5310-CTLFireability-06
lola: result : true
lola: markings : 5345
lola: fired transitions : 30432
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 MAPKbis-PT-5310-CTLFireability-05
lola: time limit : 342 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/342 4/32 MAPKbis-PT-5310-CTLFireability-05 959952 m, 191990 m/sec, 4965999 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/342 8/32 MAPKbis-PT-5310-CTLFireability-05 1779069 m, 163823 m/sec, 9467154 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/342 11/32 MAPKbis-PT-5310-CTLFireability-05 2552895 m, 154765 m/sec, 13834829 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/342 14/32 MAPKbis-PT-5310-CTLFireability-05 3299234 m, 149267 m/sec, 18079342 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/342 17/32 MAPKbis-PT-5310-CTLFireability-05 4008548 m, 141862 m/sec, 22148988 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/342 20/32 MAPKbis-PT-5310-CTLFireability-05 4707682 m, 139826 m/sec, 26202981 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/342 23/32 MAPKbis-PT-5310-CTLFireability-05 5397523 m, 137968 m/sec, 30228829 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/342 26/32 MAPKbis-PT-5310-CTLFireability-05 6073629 m, 135221 m/sec, 34218762 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/342 28/32 MAPKbis-PT-5310-CTLFireability-05 6745469 m, 134368 m/sec, 38174087 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/342 31/32 MAPKbis-PT-5310-CTLFireability-05 7407986 m, 132503 m/sec, 42110987 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for MAPKbis-PT-5310-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 2 0 0 7 0 0 2
MAPKbis-PT-5310-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 MAPKbis-PT-5310-CTLFireability-04
lola: time limit : 374 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for MAPKbis-PT-5310-CTLFireability-04
lola: result : true
lola: markings : 113
lola: fired transitions : 146
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 9 MAPKbis-PT-5310-CTLFireability-03
lola: time limit : 421 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for MAPKbis-PT-5310-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 MAPKbis-PT-5310-CTLFireability-00
lola: time limit : 481 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for MAPKbis-PT-5310-CTLFireability-00
lola: result : false
lola: markings : 1722
lola: fired transitions : 7479
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 33 MAPKbis-PT-5310-CTLFireability-07
lola: time limit : 561 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 5/561 9/32 MAPKbis-PT-5310-CTLFireability-07 2172648 m, 434529 m/sec, 7049721 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 10/561 15/32 MAPKbis-PT-5310-CTLFireability-07 3934808 m, 352432 m/sec, 13252339 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 15/561 21/32 MAPKbis-PT-5310-CTLFireability-07 5417408 m, 296520 m/sec, 18617604 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 20/561 26/32 MAPKbis-PT-5310-CTLFireability-07 6759700 m, 268458 m/sec, 23567082 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 25/561 31/32 MAPKbis-PT-5310-CTLFireability-07 8049355 m, 257931 m/sec, 28398896 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for MAPKbis-PT-5310-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 MAPKbis-PT-5310-CTLFireability-02
lola: time limit : 667 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 AGEF EXCL 5/667 9/32 MAPKbis-PT-5310-CTLFireability-02 2149483 m, 429896 m/sec, 3981105 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 AGEF EXCL 10/667 16/32 MAPKbis-PT-5310-CTLFireability-02 4010131 m, 372129 m/sec, 7784763 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 AGEF EXCL 15/667 22/32 MAPKbis-PT-5310-CTLFireability-02 5751016 m, 348177 m/sec, 11473617 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 AGEF EXCL 20/667 29/32 MAPKbis-PT-5310-CTLFireability-02 7437769 m, 337350 m/sec, 15144644 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for MAPKbis-PT-5310-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-03: CONJ 0 1 0 0 8 0 0 2
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 9 MAPKbis-PT-5310-CTLFireability-03
lola: time limit : 828 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for MAPKbis-PT-5310-CTLFireability-03
lola: result : false
lola: markings : 1055
lola: fired transitions : 3522
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 MAPKbis-PT-5310-CTLFireability-12
lola: time limit : 1104 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for MAPKbis-PT-5310-CTLFireability-12
lola: result : true
lola: markings : 100
lola: fired transitions : 140
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 MAPKbis-PT-5310-CTLFireability-13
lola: time limit : 1657 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for MAPKbis-PT-5310-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 MAPKbis-PT-5310-CTLFireability-08
lola: time limit : 3314 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/3314 4/32 MAPKbis-PT-5310-CTLFireability-08 753492 m, 150698 m/sec, 7087739 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/3314 6/32 MAPKbis-PT-5310-CTLFireability-08 1437300 m, 136761 m/sec, 13726928 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/3314 9/32 MAPKbis-PT-5310-CTLFireability-08 2095485 m, 131637 m/sec, 20190141 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/3314 12/32 MAPKbis-PT-5310-CTLFireability-08 2735869 m, 128076 m/sec, 26525637 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/3314 14/32 MAPKbis-PT-5310-CTLFireability-08 3365465 m, 125919 m/sec, 32784194 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/3314 17/32 MAPKbis-PT-5310-CTLFireability-08 3984910 m, 123889 m/sec, 38964403 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/3314 20/32 MAPKbis-PT-5310-CTLFireability-08 4595071 m, 122032 m/sec, 45075535 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/3314 22/32 MAPKbis-PT-5310-CTLFireability-08 5201233 m, 121232 m/sec, 51177714 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/3314 25/32 MAPKbis-PT-5310-CTLFireability-08 5800100 m, 119773 m/sec, 57226701 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/3314 27/32 MAPKbis-PT-5310-CTLFireability-08 6378598 m, 115699 m/sec, 63074610 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/3314 29/32 MAPKbis-PT-5310-CTLFireability-08 6904836 m, 105247 m/sec, 68410415 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/3314 31/32 MAPKbis-PT-5310-CTLFireability-08 7428836 m, 104800 m/sec, 73739614 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for MAPKbis-PT-5310-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPKbis-PT-5310-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-02: AGEF 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
MAPKbis-PT-5310-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPKbis-PT-5310-CTLFireability-00: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-01: CTL unknown AGGR
MAPKbis-PT-5310-CTLFireability-02: AGEF unknown AGGR
MAPKbis-PT-5310-CTLFireability-03: CONJ false CONJ
MAPKbis-PT-5310-CTLFireability-04: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-05: CTL unknown AGGR
MAPKbis-PT-5310-CTLFireability-06: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-07: EFAG unknown AGGR
MAPKbis-PT-5310-CTLFireability-08: CTL unknown AGGR
MAPKbis-PT-5310-CTLFireability-09: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-10: CTL unknown AGGR
MAPKbis-PT-5310-CTLFireability-11: CTL unknown AGGR
MAPKbis-PT-5310-CTLFireability-12: CTL true CTL model checker
MAPKbis-PT-5310-CTLFireability-13: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-14: CTL false CTL model checker
MAPKbis-PT-5310-CTLFireability-15: DISJ true CTL model checker
Time elapsed: 351 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPKbis-PT-5310"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MAPKbis-PT-5310, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075403500786"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPKbis-PT-5310.tgz
mv MAPKbis-PT-5310 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;