fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r118-tall-162075403500778
Last Updated
Jun 28, 2021

About the Execution of LoLA for MAPK-PT-10240

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
6090.203 175317.00 162838.00 367.10 ?F?????????FTFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r118-tall-162075403500778.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MAPK-PT-10240, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075403500778
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 416K
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 145K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K Mar 28 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Mar 27 06:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 27 06:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 25 07:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 22K Mar 25 07:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 6 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 25K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-10240-CTLFireability-00
FORMULA_NAME MAPK-PT-10240-CTLFireability-01
FORMULA_NAME MAPK-PT-10240-CTLFireability-02
FORMULA_NAME MAPK-PT-10240-CTLFireability-03
FORMULA_NAME MAPK-PT-10240-CTLFireability-04
FORMULA_NAME MAPK-PT-10240-CTLFireability-05
FORMULA_NAME MAPK-PT-10240-CTLFireability-06
FORMULA_NAME MAPK-PT-10240-CTLFireability-07
FORMULA_NAME MAPK-PT-10240-CTLFireability-08
FORMULA_NAME MAPK-PT-10240-CTLFireability-09
FORMULA_NAME MAPK-PT-10240-CTLFireability-10
FORMULA_NAME MAPK-PT-10240-CTLFireability-11
FORMULA_NAME MAPK-PT-10240-CTLFireability-12
FORMULA_NAME MAPK-PT-10240-CTLFireability-13
FORMULA_NAME MAPK-PT-10240-CTLFireability-14
FORMULA_NAME MAPK-PT-10240-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620842929464

starting LoLA
BK_INPUT MAPK-PT-10240
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA MAPK-PT-10240-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-10240-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-10240-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-10240-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-10240-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-10240-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620843104781

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type EXCL) for 3 MAPK-PT-10240-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 60 (type EXCL) for MAPK-PT-10240-CTLFireability-01
lola: result : true
lola: markings : 2560
lola: fired transitions : 2559
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 51 (type EXCL) for 50 MAPK-PT-10240-CTLFireability-14
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type FNDP) for 39 MAPK-PT-10240-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 39 MAPK-PT-10240-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 39 MAPK-PT-10240-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type EXCL) for MAPK-PT-10240-CTLFireability-14
lola: result : false
lola: markings : 7686
lola: fired transitions : 7695
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type EXCL) for 39 MAPK-PT-10240-CTLFireability-13
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 64 (type SRCH) for MAPK-PT-10240-CTLFireability-13
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for MAPK-PT-10240-CTLFireability-13 (obsolete)
lola: CANCELED task # 62 (type EQUN) for MAPK-PT-10240-CTLFireability-13 (obsolete)
lola: FINISHED task # 48 (type EXCL) for MAPK-PT-10240-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 53 MAPK-PT-10240-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 61 (type FNDP) for MAPK-PT-10240-CTLFireability-13
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 67 (type FNDP) for 53 MAPK-PT-10240-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 53 MAPK-PT-10240-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 70 (type SRCH) for 53 MAPK-PT-10240-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type EXCL) for MAPK-PT-10240-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 62 (type EQUN) for MAPK-PT-10240-CTLFireability-13
lola: result : unknown
lola: CANCELED task # 67 (type FNDP) for MAPK-PT-10240-CTLFireability-15 (obsolete)
lola: CANCELED task # 68 (type EQUN) for MAPK-PT-10240-CTLFireability-15 (obsolete)
lola: CANCELED task # 70 (type SRCH) for MAPK-PT-10240-CTLFireability-15 (obsolete)
lola: LAUNCH task # 34 (type EXCL) for 33 MAPK-PT-10240-CTLFireability-11
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type FNDP) for MAPK-PT-10240-CTLFireability-15
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 34 (type EXCL) for MAPK-PT-10240-CTLFireability-11
lola: result : false
lola: markings : 2562
lola: fired transitions : 2561
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 MAPK-PT-10240-CTLFireability-08
lola: time limit : 327 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-68.sara.

lola: FINISHED task # 68 (type EQUN) for MAPK-PT-10240-CTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/327 7/32 MAPK-PT-10240-CTLFireability-08 1263585 m, 252717 m/sec, 5684338 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/327 13/32 MAPK-PT-10240-CTLFireability-08 2440562 m, 235395 m/sec, 10979822 t fired, .

Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/327 18/32 MAPK-PT-10240-CTLFireability-08 3582514 m, 228390 m/sec, 16117999 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/327 24/32 MAPK-PT-10240-CTLFireability-08 4702597 m, 224016 m/sec, 21157442 t fired, .

Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/327 29/32 MAPK-PT-10240-CTLFireability-08 5816048 m, 222690 m/sec, 26167745 t fired, .

Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for MAPK-PT-10240-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 MAPK-PT-10240-CTLFireability-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/357 11/32 MAPK-PT-10240-CTLFireability-07 2143539 m, 428707 m/sec, 5356534 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/357 21/32 MAPK-PT-10240-CTLFireability-07 4050824 m, 381457 m/sec, 10123367 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/357 30/32 MAPK-PT-10240-CTLFireability-07 5917408 m, 373316 m/sec, 14788829 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for MAPK-PT-10240-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 MAPK-PT-10240-CTLFireability-05
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/394 11/32 MAPK-PT-10240-CTLFireability-05 2101471 m, 420294 m/sec, 7352452 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/394 20/32 MAPK-PT-10240-CTLFireability-05 3914229 m, 362551 m/sec, 13695959 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/394 29/32 MAPK-PT-10240-CTLFireability-05 5677552 m, 352664 m/sec, 19867281 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for MAPK-PT-10240-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-10240-CTLFireability-00
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/441 12/32 MAPK-PT-10240-CTLFireability-00 2377437 m, 475487 m/sec, 5939906 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/441 23/32 MAPK-PT-10240-CTLFireability-00 4497550 m, 424022 m/sec, 11239122 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for MAPK-PT-10240-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 MAPK-PT-10240-CTLFireability-10
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 AGEF EXCL 5/502 14/32 MAPK-PT-10240-CTLFireability-10 3388591 m, 677718 m/sec, 7419438 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 AGEF EXCL 10/502 25/32 MAPK-PT-10240-CTLFireability-10 6102730 m, 542827 m/sec, 13599154 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for MAPK-PT-10240-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-12: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 MAPK-PT-10240-CTLFireability-12
lola: time limit : 583 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for MAPK-PT-10240-CTLFireability-12
lola: result : true
lola: markings : 2561
lola: fired transitions : 2561
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 MAPK-PT-10240-CTLFireability-02
lola: time limit : 700 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/700 13/32 MAPK-PT-10240-CTLFireability-02 2429918 m, 485983 m/sec, 6072173 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/700 23/32 MAPK-PT-10240-CTLFireability-02 4637649 m, 441546 m/sec, 11589856 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for MAPK-PT-10240-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 MAPK-PT-10240-CTLFireability-06
lola: time limit : 871 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/871 11/32 MAPK-PT-10240-CTLFireability-06 2035385 m, 407077 m/sec, 7121229 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/871 19/32 MAPK-PT-10240-CTLFireability-06 3765153 m, 345953 m/sec, 13174344 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/871 28/32 MAPK-PT-10240-CTLFireability-06 5448397 m, 336648 m/sec, 19065466 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for MAPK-PT-10240-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 MAPK-PT-10240-CTLFireability-04
lola: time limit : 1155 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1155 11/32 MAPK-PT-10240-CTLFireability-04 2058394 m, 411678 m/sec, 7201804 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/1155 20/32 MAPK-PT-10240-CTLFireability-04 3835383 m, 355397 m/sec, 13420092 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/1155 28/32 MAPK-PT-10240-CTLFireability-04 5563527 m, 345628 m/sec, 19468125 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for MAPK-PT-10240-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 MAPK-PT-10240-CTLFireability-09
lola: time limit : 1722 sec
lola: memory limit: 32 pages
lola: CANCELED task # 28 (type EXCL) for MAPK-PT-10240-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-10240-CTLFireability-03
lola: time limit : 3440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3440 12/32 MAPK-PT-10240-CTLFireability-03 2398624 m, 479724 m/sec, 5993841 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3440 23/32 MAPK-PT-10240-CTLFireability-03 4564929 m, 433261 m/sec, 11408193 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for MAPK-PT-10240-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-10240-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
MAPK-PT-10240-CTLFireability-10: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-10240-CTLFireability-00: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-01: AXAG false state space /EXEF
MAPK-PT-10240-CTLFireability-02: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-03: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-04: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-05: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-06: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-07: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-08: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-09: CTL unknown AGGR
MAPK-PT-10240-CTLFireability-10: AGEF unknown AGGR
MAPK-PT-10240-CTLFireability-11: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-12: EG true state space / EG
MAPK-PT-10240-CTLFireability-13: CONJ false CTL model checker
MAPK-PT-10240-CTLFireability-14: CTL false CTL model checker
MAPK-PT-10240-CTLFireability-15: CONJ false state space /EXEF


Time elapsed: 175 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-10240"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MAPK-PT-10240, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075403500778"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-10240.tgz
mv MAPK-PT-10240 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;