fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r118-tall-162075403500770
Last Updated
Jun 28, 2021

About the Execution of LoLA for MAPK-PT-05120

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4291.472 110289.00 96552.00 195.40 ?F?????FTTTTTTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r118-tall-162075403500770.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MAPK-PT-05120, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075403500770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 384K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 74K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 27 06:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 24K Mar 27 06:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 25 07:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 07:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 6 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 25K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-05120-CTLFireability-00
FORMULA_NAME MAPK-PT-05120-CTLFireability-01
FORMULA_NAME MAPK-PT-05120-CTLFireability-02
FORMULA_NAME MAPK-PT-05120-CTLFireability-03
FORMULA_NAME MAPK-PT-05120-CTLFireability-04
FORMULA_NAME MAPK-PT-05120-CTLFireability-05
FORMULA_NAME MAPK-PT-05120-CTLFireability-06
FORMULA_NAME MAPK-PT-05120-CTLFireability-07
FORMULA_NAME MAPK-PT-05120-CTLFireability-08
FORMULA_NAME MAPK-PT-05120-CTLFireability-09
FORMULA_NAME MAPK-PT-05120-CTLFireability-10
FORMULA_NAME MAPK-PT-05120-CTLFireability-11
FORMULA_NAME MAPK-PT-05120-CTLFireability-12
FORMULA_NAME MAPK-PT-05120-CTLFireability-13
FORMULA_NAME MAPK-PT-05120-CTLFireability-14
FORMULA_NAME MAPK-PT-05120-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620842449998

starting LoLA
BK_INPUT MAPK-PT-05120
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA MAPK-PT-05120-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MAPK-PT-05120-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620842560287

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 6 (type EXCL) for 3 MAPK-PT-05120-CTLFireability-01
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 89 (type FNDP) for 3 MAPK-PT-05120-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type EQUN) for 3 MAPK-PT-05120-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SRCH) for 3 MAPK-PT-05120-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 92 (type SRCH) for MAPK-PT-05120-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLFireability-90.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: FINISHED task # 89 (type FNDP) for MAPK-PT-05120-CTLFireability-01
lola: result : true
lola: fired transitions : 1279
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 6 (type EXCL) for MAPK-PT-05120-CTLFireability-01 (obsolete)
lola: CANCELED task # 90 (type EQUN) for MAPK-PT-05120-CTLFireability-01 (obsolete)
lola: LAUNCH task # 80 (type EXCL) for 79 MAPK-PT-05120-CTLFireability-13
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 90 (type EQUN) for MAPK-PT-05120-CTLFireability-01
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 80 (type EXCL) for MAPK-PT-05120-CTLFireability-13
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 86 (type EXCL) for 85 MAPK-PT-05120-CTLFireability-15
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 86 (type EXCL) for MAPK-PT-05120-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 71 (type EXCL) for 70 MAPK-PT-05120-CTLFireability-10
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 98 (type FNDP) for 59 MAPK-PT-05120-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type EQUN) for 59 MAPK-PT-05120-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 103 (type SRCH) for 59 MAPK-PT-05120-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type EXCL) for MAPK-PT-05120-CTLFireability-10
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 MAPK-PT-05120-CTLFireability-08
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for MAPK-PT-05120-CTLFireability-08
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 MAPK-PT-05120-CTLFireability-07
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: FINISHED task # 103 (type SRCH) for MAPK-PT-05120-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 98 (type FNDP) for MAPK-PT-05120-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 99 (type EQUN) for MAPK-PT-05120-CTLFireability-09 (obsolete)
lola: LAUNCH task # 95 (type FNDP) for 73 MAPK-PT-05120-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type EQUN) for 73 MAPK-PT-05120-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 104 (type SRCH) for 73 MAPK-PT-05120-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type EQUN) for MAPK-PT-05120-CTLFireability-09
lola: result : unknown
lola: FINISHED task # 104 (type SRCH) for MAPK-PT-05120-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 95 (type FNDP) for MAPK-PT-05120-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 101 (type EQUN) for MAPK-PT-05120-CTLFireability-11 (obsolete)
lola: FINISHED task # 101 (type EQUN) for MAPK-PT-05120-CTLFireability-11
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/225 13/32 MAPK-PT-05120-CTLFireability-07 2538531 m, 507706 m/sec, 6343495 t fired, .

Time elapsed: 5 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/225 24/32 MAPK-PT-05120-CTLFireability-07 4881611 m, 468616 m/sec, 12199748 t fired, .

Time elapsed: 10 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 54 (type EXCL) for MAPK-PT-05120-CTLFireability-07
lola: result : false
lola: markings : 6561284
lola: fired transitions : 16395536
lola: time used : 14.000000
lola: memory pages used : 32
lola: LAUNCH task # 51 (type EXCL) for 50 MAPK-PT-05120-CTLFireability-06
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 1/239 4/32 MAPK-PT-05120-CTLFireability-06 769926 m, 153985 m/sec, 1187903 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 6/239 29/32 MAPK-PT-05120-CTLFireability-06 5953289 m, 1036672 m/sec, 9017082 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for MAPK-PT-05120-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 MAPK-PT-05120-CTLFireability-05
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/255 13/32 MAPK-PT-05120-CTLFireability-05 2602500 m, 520500 m/sec, 6503464 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/255 24/32 MAPK-PT-05120-CTLFireability-05 4942465 m, 467993 m/sec, 12352460 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for MAPK-PT-05120-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 3 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 36 MAPK-PT-05120-CTLFireability-04
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 2 1 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/273 11/32 MAPK-PT-05120-CTLFireability-04 2295797 m, 459159 m/sec, 5736930 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 2 1 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/273 21/32 MAPK-PT-05120-CTLFireability-04 4323319 m, 405504 m/sec, 10804636 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 2 1 0 3 0 0 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/273 30/32 MAPK-PT-05120-CTLFireability-04 6269046 m, 389145 m/sec, 15668369 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for MAPK-PT-05120-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 5 0 0 5 0 0 0
MAPK-PT-05120-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 2 0 0 3 0 1 0
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 MAPK-PT-05120-CTLFireability-04
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for MAPK-PT-05120-CTLFireability-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 29 MAPK-PT-05120-CTLFireability-03
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for MAPK-PT-05120-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 10 MAPK-PT-05120-CTLFireability-02
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for MAPK-PT-05120-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-05120-CTLFireability-00
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 2 0 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/590 12/32 MAPK-PT-05120-CTLFireability-00 2420849 m, 484169 m/sec, 6049639 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 2 0 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/590 22/32 MAPK-PT-05120-CTLFireability-00 4553976 m, 426625 m/sec, 11381725 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 2 0 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/590 32/32 MAPK-PT-05120-CTLFireability-00 6638906 m, 416986 m/sec, 16589048 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for MAPK-PT-05120-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 2 0 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 94 (type EXCL) for 76 MAPK-PT-05120-CTLFireability-12
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 94 (type EXCL) for MAPK-PT-05120-CTLFireability-12
lola: result : false
lola: markings : 1283
lola: fired transitions : 1283
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 10 MAPK-PT-05120-CTLFireability-02
lola: time limit : 880 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 1 1 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 5/880 14/32 MAPK-PT-05120-CTLFireability-02 3389807 m, 677961 m/sec, 8471485 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 1 1 0 6 0 0 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 AGEF EXCL 10/880 26/32 MAPK-PT-05120-CTLFireability-02 6474384 m, 616915 m/sec, 16180913 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for MAPK-PT-05120-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 1 0 0 6 0 1 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 83 (type EXCL) for 82 MAPK-PT-05120-CTLFireability-14
lola: time limit : 1168 sec
lola: memory limit: 32 pages
lola: FINISHED task # 83 (type EXCL) for MAPK-PT-05120-CTLFireability-14
lola: result : false
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 10 MAPK-PT-05120-CTLFireability-02
lola: time limit : 1752 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for MAPK-PT-05120-CTLFireability-02
lola: result : false
lola: markings : 6
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 29 MAPK-PT-05120-CTLFireability-03
lola: time limit : 3505 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 0 0 0 7 0 1 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 0 1 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/3505 13/32 MAPK-PT-05120-CTLFireability-03 2568971 m, 513794 m/sec, 6417468 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 0 0 0 7 0 1 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 0 1 0 3 0 0 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/3505 24/32 MAPK-PT-05120-CTLFireability-03 4889309 m, 464067 m/sec, 12217794 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for MAPK-PT-05120-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MAPK-PT-05120-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-02: DISJ 0 0 0 0 7 0 1 2
MAPK-PT-05120-CTLFireability-03: DISJ 0 0 0 0 3 0 1 0
MAPK-PT-05120-CTLFireability-04: CONJ 0 0 0 0 4 0 1 1
MAPK-PT-05120-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
MAPK-PT-05120-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MAPK-PT-05120-CTLFireability-00: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-01: CONJ false findpath
MAPK-PT-05120-CTLFireability-02: DISJ unknown DISJ
MAPK-PT-05120-CTLFireability-03: DISJ unknown DISJ
MAPK-PT-05120-CTLFireability-04: CONJ unknown CONJ
MAPK-PT-05120-CTLFireability-05: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-06: CTL unknown AGGR
MAPK-PT-05120-CTLFireability-07: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-08: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-09: DISJ true findpath
MAPK-PT-05120-CTLFireability-10: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-11: EF true findpath
MAPK-PT-05120-CTLFireability-12: SP ECTL true LTL model checker
MAPK-PT-05120-CTLFireability-13: CTL true CTL model checker
MAPK-PT-05120-CTLFireability-14: CTL false CTL model checker
MAPK-PT-05120-CTLFireability-15: CTL false CTL model checker


Time elapsed: 110 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-05120"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MAPK-PT-05120, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075403500770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-05120.tgz
mv MAPK-PT-05120 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;