fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r118-tall-162075403400682
Last Updated
Jun 28, 2021

About the Execution of LoLA for LamportFastMutEx-PT-7

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
7388.128 204128.00 393573.00 65.00 TF?FTTTT?T?TT?FF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r118-tall-162075403400682.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is LamportFastMutEx-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075403400682
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 95K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 515K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 195K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 988K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Apr 26 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 50K Apr 26 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 26 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 26 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Mar 27 06:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 50K Mar 27 06:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 21K Mar 25 07:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Mar 25 07:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.1K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.6K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 265K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620831015027

starting LoLA
BK_INPUT LamportFastMutEx-PT-7
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA LamportFastMutEx-PT-7-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-PT-7-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620831219155

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type SKEL/FNDP) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/EQUN) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SKEL/SRCH) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 64 (type SKEL/SRCH) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: CANCELED task # 61 (type FNDP) for LamportFastMutEx-PT-7-CTLFireability-02 (obsolete)
lola: CANCELED task # 62 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-02 (obsolete)
lola: CANCELED task # 63 (type SRCH) for LamportFastMutEx-PT-7-CTLFireability-02 (obsolete)
lola: Rule S: 74 transitions removed,45 places removed
lola: FINISHED task # 61 (type SKEL/FNDP) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 63 (type SKEL/SRCH) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 62 (type SKEL/EQUN) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 34 (type EXCL) for 33 LamportFastMutEx-PT-7-CTLFireability-07
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-07
lola: result : true
lola: markings : 27
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 18 (type EXCL) for 17 LamportFastMutEx-PT-7-CTLFireability-03
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-03
lola: result : false
lola: markings : 46
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-7-CTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-00
lola: result : true
lola: markings : 30
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-7-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 65 (type FNDP) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 65 (type FNDP) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-02 (obsolete)
lola: CANCELED task # 68 (type SRCH) for LamportFastMutEx-PT-7-CTLFireability-02 (obsolete)
lola: FINISHED task # 68 (type SRCH) for LamportFastMutEx-PT-7-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLFireability-66.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-01
lola: result : false
lola: markings : 24254
lola: fired transitions : 79010
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 LamportFastMutEx-PT-7-CTLFireability-15
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 69 (type FNDP) for 23 LamportFastMutEx-PT-7-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 23 LamportFastMutEx-PT-7-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 23 LamportFastMutEx-PT-7-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 72 (type SRCH) for LamportFastMutEx-PT-7-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 69 (type FNDP) for LamportFastMutEx-PT-7-CTLFireability-05
lola: result : true
lola: fired transitions : 1191
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 70 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-05 (obsolete)
lola: FINISHED task # 58 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-15
lola: result : false
lola: markings : 63435
lola: fired transitions : 89151
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 LamportFastMutEx-PT-7-CTLFireability-14
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-14
lola: result : false
lola: markings : 5051
lola: fired transitions : 15392
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 LamportFastMutEx-PT-7-CTLFireability-12
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-12
lola: result : true
lola: markings : 915
lola: fired transitions : 1509
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 LamportFastMutEx-PT-7-CTLFireability-10
lola: time limit : 448 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/448 5/32 LamportFastMutEx-PT-7-CTLFireability-10 903473 m, 180694 m/sec, 2085873 t fired, .

Time elapsed: 18 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 70 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-05
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/448 9/32 LamportFastMutEx-PT-7-CTLFireability-10 1818682 m, 183041 m/sec, 5009777 t fired, .

Time elapsed: 23 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/448 13/32 LamportFastMutEx-PT-7-CTLFireability-10 2702477 m, 176759 m/sec, 8095894 t fired, .

Time elapsed: 28 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/448 16/32 LamportFastMutEx-PT-7-CTLFireability-10 3530969 m, 165698 m/sec, 11282463 t fired, .

Time elapsed: 33 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/448 20/32 LamportFastMutEx-PT-7-CTLFireability-10 4304416 m, 154689 m/sec, 14467149 t fired, .

Time elapsed: 38 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/448 23/32 LamportFastMutEx-PT-7-CTLFireability-10 5086196 m, 156356 m/sec, 17525400 t fired, .

Time elapsed: 43 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 4832)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/448 26/32 LamportFastMutEx-PT-7-CTLFireability-10 5857062 m, 154173 m/sec, 20533294 t fired, .

Time elapsed: 48 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/448 30/32 LamportFastMutEx-PT-7-CTLFireability-10 6636037 m, 155795 m/sec, 23632840 t fired, .

Time elapsed: 53 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 1 0 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 LamportFastMutEx-PT-7-CTLFireability-09
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-09
lola: result : true
lola: markings : 26
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-PT-7-CTLFireability-06
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-06
lola: result : true
lola: markings : 26
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 6 LamportFastMutEx-PT-7-CTLFireability-02
lola: time limit : 708 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/708 4/32 LamportFastMutEx-PT-7-CTLFireability-02 868251 m, 173650 m/sec, 3138110 t fired, .

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/708 8/32 LamportFastMutEx-PT-7-CTLFireability-02 1646184 m, 155586 m/sec, 6574889 t fired, .

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/708 11/32 LamportFastMutEx-PT-7-CTLFireability-02 2375800 m, 145923 m/sec, 10036993 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/708 14/32 LamportFastMutEx-PT-7-CTLFireability-02 3077741 m, 140388 m/sec, 13629794 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/708 17/32 LamportFastMutEx-PT-7-CTLFireability-02 3787105 m, 141872 m/sec, 17128865 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/708 20/32 LamportFastMutEx-PT-7-CTLFireability-02 4471313 m, 136841 m/sec, 20941050 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/708 23/32 LamportFastMutEx-PT-7-CTLFireability-02 5166005 m, 138938 m/sec, 24438075 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/708 26/32 LamportFastMutEx-PT-7-CTLFireability-02 5842517 m, 135302 m/sec, 27962210 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/708 29/32 LamportFastMutEx-PT-7-CTLFireability-02 6525217 m, 136540 m/sec, 31566149 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 1 0 8 0 0 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/708 32/32 LamportFastMutEx-PT-7-CTLFireability-02 7191548 m, 133266 m/sec, 35145357 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-11: EG 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 LamportFastMutEx-PT-7-CTLFireability-11
lola: time limit : 871 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-11
lola: result : true
lola: markings : 38
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 LamportFastMutEx-PT-7-CTLFireability-08
lola: time limit : 1162 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/1162 4/32 LamportFastMutEx-PT-7-CTLFireability-08 868262 m, 173652 m/sec, 3756924 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/1162 8/32 LamportFastMutEx-PT-7-CTLFireability-08 1638520 m, 154051 m/sec, 7502374 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/1162 11/32 LamportFastMutEx-PT-7-CTLFireability-08 2363467 m, 144989 m/sec, 11293012 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/1162 14/32 LamportFastMutEx-PT-7-CTLFireability-08 3065501 m, 140406 m/sec, 15217360 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/1162 17/32 LamportFastMutEx-PT-7-CTLFireability-08 3745410 m, 135981 m/sec, 19315290 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/1162 20/32 LamportFastMutEx-PT-7-CTLFireability-08 4412318 m, 133381 m/sec, 23318799 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/1162 23/32 LamportFastMutEx-PT-7-CTLFireability-08 5091135 m, 135763 m/sec, 27248579 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/1162 26/32 LamportFastMutEx-PT-7-CTLFireability-08 5775283 m, 136829 m/sec, 31170986 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/1162 29/32 LamportFastMutEx-PT-7-CTLFireability-08 6449330 m, 134809 m/sec, 35000579 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/1162 32/32 LamportFastMutEx-PT-7-CTLFireability-08 7116512 m, 133436 m/sec, 38948031 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 20 LamportFastMutEx-PT-7-CTLFireability-04
lola: time limit : 1716 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-04
lola: result : true
lola: markings : 26
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 LamportFastMutEx-PT-7-CTLFireability-13
lola: time limit : 3432 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/3432 6/32 LamportFastMutEx-PT-7-CTLFireability-13 1320300 m, 264060 m/sec, 4858884 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/3432 11/32 LamportFastMutEx-PT-7-CTLFireability-13 2618337 m, 259607 m/sec, 9466248 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/3432 16/32 LamportFastMutEx-PT-7-CTLFireability-13 3708657 m, 218064 m/sec, 13562861 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/3432 21/32 LamportFastMutEx-PT-7-CTLFireability-13 4787777 m, 215824 m/sec, 17877936 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/3432 26/32 LamportFastMutEx-PT-7-CTLFireability-13 5976160 m, 237676 m/sec, 22449643 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/3432 30/32 LamportFastMutEx-PT-7-CTLFireability-13 7039481 m, 212664 m/sec, 27052288 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-PT-7-CTLFireability-02: CONJ 0 0 0 0 8 0 1 3
LamportFastMutEx-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
LamportFastMutEx-PT-7-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-PT-7-CTLFireability-00: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-01: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-02: CONJ unknown CONJ
LamportFastMutEx-PT-7-CTLFireability-03: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-04: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-05: DISJ true findpath
LamportFastMutEx-PT-7-CTLFireability-06: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-07: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-08: CTL unknown AGGR
LamportFastMutEx-PT-7-CTLFireability-09: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-10: CTL unknown AGGR
LamportFastMutEx-PT-7-CTLFireability-11: EG true state space / EG
LamportFastMutEx-PT-7-CTLFireability-12: CTL true CTL model checker
LamportFastMutEx-PT-7-CTLFireability-13: CTL unknown AGGR
LamportFastMutEx-PT-7-CTLFireability-14: CTL false CTL model checker
LamportFastMutEx-PT-7-CTLFireability-15: CTL false CTL model checker


Time elapsed: 203 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075403400682"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-7.tgz
mv LamportFastMutEx-PT-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;