fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r094-tall-162048902800447
Last Updated
Jun 28, 2021

About the Execution of 2020-gold for FamilyReunion-COL-L00800M0080C040P040G020

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
10122.243 3600000.00 3695088.00 10214.50 ??T?F?T?????F?TT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r094-tall-162048902800447.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool gold2020
Input is FamilyReunion-COL-L00800M0080C040P040G020, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r094-tall-162048902800447
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.7K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 88K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 28 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 27 20:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 20:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Mar 27 19:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 27 19:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Mar 28 15:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 24 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 185K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-00
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-01
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-02
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-03
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-04
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-05
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-06
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-07
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-08
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-09
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-10
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-11
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-12
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-13
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-14
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620791203957

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2021-05-12 03:46:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2021-05-12 03:46:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-12 03:46:45] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
SLF4J: Failed to load class "org.slf4j.impl.StaticLoggerBinder".
SLF4J: Defaulting to no-operation (NOP) logger implementation
SLF4J: See http://www.slf4j.org/codes.html#StaticLoggerBinder for further details.
[2021-05-12 03:46:46] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 701 ms
[2021-05-12 03:46:46] [INFO ] sort/places :
Response->r0,
LxM->m1,ml0,l2,m2,lm1,l3,m3,ml1,l4,lm2,m4,m5,l5,ml2,l6,lm3,m6,m7,ml3,l7,m9,m10,ml4,
CINFORMI->c2,c4,c7,c0,c1,
LxP->p1,p3,p2,p5,p4,p6,p9,pl0,pl1,
LegalResident->lm0,l12,l0,l30,l31,lc1,l1,l32,lc2,l33,lc3,l34,cg0,l35,lg0,l36,l8,l9,lm4,l38,l10,l11,l13,l16,l14,lc0,l15,l17,l18,lp0,l19,lp1,l20,l21,l22,l24,l25,l23,l28,l26,l27,l29,
LxC->c3,cl2,c5,c6,cl0,cl1,
LxR->gl1,l37,l39,l40,
GovernmentCommission->g0,g2,g4,
PublicAdminOffice->p0,p7,p8,p10,p11,
MICSystem->m0,m8,m11,
LxG->g1,gl0,g3,

[2021-05-12 03:46:47] [INFO ] Detected 5 constant HL places corresponding to 206 PT places.
[2021-05-12 03:46:47] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 2076109 PT places and 1977710.0 transition bindings in 640 ms.
[2021-05-12 03:46:47] [INFO ] Computed order based on color domains.
[2021-05-12 03:46:51] [INFO ] Unfolded HLPN to a Petri net with 2076109 places and 1976909 transitions in 4590 ms.
[2021-05-12 03:46:51] [INFO ] Unfolded HLPN properties in 40 ms.
[2021-05-12 03:46:52] [INFO ] Initial state test concluded for 5 properties.
Deduced a syphon composed of 801 places in 8025 ms
Reduce places removed 1007 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 30963 ms.
Working with output stream class java.io.PrintStream
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Interrupted random walk after 4146 steps, including 0 resets, run timeout after 30004 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]
FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityCardinality-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Interrupted Best-First random walk after 8135 steps, including 0 resets, run timeout after 5481 ms. (steps per millisecond=1 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 1684 steps, including 0 resets, run timeout after 10082 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 2646 steps, including 0 resets, run timeout after 7099 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 8295 steps, including 0 resets, run timeout after 5578 ms. (steps per millisecond=1 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 8135 steps, including 0 resets, run timeout after 5235 ms. (steps per millisecond=1 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 1684 steps, including 0 resets, run timeout after 9483 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 7013 steps, including 0 resets, run timeout after 5030 ms. (steps per millisecond=1 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 8295 steps, including 0 resets, run timeout after 5577 ms. (steps per millisecond=1 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 2486 steps, including 0 resets, run timeout after 6515 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Interrupted Best-First random walk after 1684 steps, including 0 resets, run timeout after 6699 ms. (steps per millisecond=0 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
// Phase 1: matrix 1976909 rows 2075102 cols
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427332 kB
MemFree: 6104820 kB
After kill :
MemTotal: 16427332 kB
MemFree: 16156904 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00800M0080C040P040G020"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2020"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool gold2020"
echo " Input is FamilyReunion-COL-L00800M0080C040P040G020, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r094-tall-162048902800447"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00800M0080C040P040G020.tgz
mv FamilyReunion-COL-L00800M0080C040P040G020 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;