fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r080-tall-162048871400802
Last Updated
Jun 28, 2021

About the Execution of LoLA for FMS-PT-02000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
6601.224 542615.00 578067.00 1468.50 F???F??F??TT???F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r080-tall-162048871400802.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is FMS-PT-02000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r080-tall-162048871400802
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 16K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 156K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 112K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 16:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 23 10:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 10:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 18:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 18:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Mar 22 09:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 6 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 16K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-02000-CTLFireability-00
FORMULA_NAME FMS-PT-02000-CTLFireability-01
FORMULA_NAME FMS-PT-02000-CTLFireability-02
FORMULA_NAME FMS-PT-02000-CTLFireability-03
FORMULA_NAME FMS-PT-02000-CTLFireability-04
FORMULA_NAME FMS-PT-02000-CTLFireability-05
FORMULA_NAME FMS-PT-02000-CTLFireability-06
FORMULA_NAME FMS-PT-02000-CTLFireability-07
FORMULA_NAME FMS-PT-02000-CTLFireability-08
FORMULA_NAME FMS-PT-02000-CTLFireability-09
FORMULA_NAME FMS-PT-02000-CTLFireability-10
FORMULA_NAME FMS-PT-02000-CTLFireability-11
FORMULA_NAME FMS-PT-02000-CTLFireability-12
FORMULA_NAME FMS-PT-02000-CTLFireability-13
FORMULA_NAME FMS-PT-02000-CTLFireability-14
FORMULA_NAME FMS-PT-02000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620742766093

starting LoLA
BK_INPUT FMS-PT-02000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA FMS-PT-02000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-02000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-02000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-02000-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-02000-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-02000-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620743308708

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 47 (type EXCL) for 40 FMS-PT-02000-CTLFireability-12
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 47 (type EXCL) for FMS-PT-02000-CTLFireability-12
lola: result : false
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-02000-CTLFireability-11
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 38 (type EXCL) for FMS-PT-02000-CTLFireability-11
lola: result : true
lola: markings : 93971
lola: fired transitions : 121990
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 FMS-PT-02000-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 4/211 4/32 FMS-PT-02000-CTLFireability-14 787530 m, 157506 m/sec, 1443332 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 9/211 7/32 FMS-PT-02000-CTLFireability-14 1582031 m, 158900 m/sec, 2901088 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 14/211 10/32 FMS-PT-02000-CTLFireability-14 2308061 m, 145206 m/sec, 4230967 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 19/211 14/32 FMS-PT-02000-CTLFireability-14 3119250 m, 162237 m/sec, 5718469 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 24/211 17/32 FMS-PT-02000-CTLFireability-14 3860366 m, 148223 m/sec, 7075500 t fired, .

Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 29/211 21/32 FMS-PT-02000-CTLFireability-14 4645341 m, 156995 m/sec, 8514356 t fired, .

Time elapsed: 30 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 34/211 24/32 FMS-PT-02000-CTLFireability-14 5393560 m, 149643 m/sec, 9886212 t fired, .

Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 39/211 28/32 FMS-PT-02000-CTLFireability-14 6170003 m, 155288 m/sec, 11308918 t fired, .

Time elapsed: 40 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 44/211 31/32 FMS-PT-02000-CTLFireability-14 6969923 m, 159984 m/sec, 12775451 t fired, .

Time elapsed: 45 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for FMS-PT-02000-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 51 FMS-PT-02000-CTLFireability-13
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/221 3/32 FMS-PT-02000-CTLFireability-13 664356 m, 132871 m/sec, 1867836 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/221 7/32 FMS-PT-02000-CTLFireability-13 1438657 m, 154860 m/sec, 4061258 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 16/221 9/32 FMS-PT-02000-CTLFireability-13 2070738 m, 126416 m/sec, 5852962 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 21/221 13/32 FMS-PT-02000-CTLFireability-13 2770827 m, 140017 m/sec, 7835102 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 26/221 15/32 FMS-PT-02000-CTLFireability-13 3416275 m, 129089 m/sec, 9663701 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 31/221 18/32 FMS-PT-02000-CTLFireability-13 4035150 m, 123775 m/sec, 11415507 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 36/221 21/32 FMS-PT-02000-CTLFireability-13 4654653 m, 123900 m/sec, 13171636 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 41/221 24/32 FMS-PT-02000-CTLFireability-13 5318987 m, 132866 m/sec, 15052650 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 46/221 27/32 FMS-PT-02000-CTLFireability-13 5981017 m, 132406 m/sec, 16928829 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 51/221 29/32 FMS-PT-02000-CTLFireability-13 6604671 m, 124730 m/sec, 18695228 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 56/221 32/32 FMS-PT-02000-CTLFireability-13 7221871 m, 123440 m/sec, 20444007 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for FMS-PT-02000-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-02000-CTLFireability-10
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for FMS-PT-02000-CTLFireability-10
lola: result : true
lola: markings : 6008
lola: fired transitions : 14019
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 FMS-PT-02000-CTLFireability-09
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/249 3/32 FMS-PT-02000-CTLFireability-09 630726 m, 126145 m/sec, 1744163 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/249 6/32 FMS-PT-02000-CTLFireability-09 1284046 m, 130664 m/sec, 3595780 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/249 9/32 FMS-PT-02000-CTLFireability-09 2005787 m, 144348 m/sec, 5640371 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/249 12/32 FMS-PT-02000-CTLFireability-09 2608632 m, 120569 m/sec, 7348607 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/249 15/32 FMS-PT-02000-CTLFireability-09 3253395 m, 128952 m/sec, 9174572 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/249 18/32 FMS-PT-02000-CTLFireability-09 3874013 m, 124123 m/sec, 10933642 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/249 20/32 FMS-PT-02000-CTLFireability-09 4433440 m, 111885 m/sec, 12517784 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/249 23/32 FMS-PT-02000-CTLFireability-09 5105049 m, 134321 m/sec, 14420611 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/249 26/32 FMS-PT-02000-CTLFireability-09 5696458 m, 118281 m/sec, 16095060 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/249 29/32 FMS-PT-02000-CTLFireability-09 6368383 m, 134385 m/sec, 17998378 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/249 32/32 FMS-PT-02000-CTLFireability-09 7071751 m, 140673 m/sec, 19991730 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for FMS-PT-02000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 FMS-PT-02000-CTLFireability-08
lola: time limit : 263 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/263 5/32 FMS-PT-02000-CTLFireability-08 1032493 m, 206498 m/sec, 1892469 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/263 9/32 FMS-PT-02000-CTLFireability-08 1935137 m, 180528 m/sec, 3547305 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/263 13/32 FMS-PT-02000-CTLFireability-08 2833681 m, 179708 m/sec, 5193944 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/263 17/32 FMS-PT-02000-CTLFireability-08 3733885 m, 180040 m/sec, 6843903 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/263 21/32 FMS-PT-02000-CTLFireability-08 4666791 m, 186581 m/sec, 8555061 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/263 25/32 FMS-PT-02000-CTLFireability-08 5536602 m, 173962 m/sec, 10148435 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/263 28/32 FMS-PT-02000-CTLFireability-08 6307114 m, 154102 m/sec, 11559539 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for FMS-PT-02000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 FMS-PT-02000-CTLFireability-07
lola: time limit : 282 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for FMS-PT-02000-CTLFireability-07
lola: result : false
lola: markings : 91975
lola: fired transitions : 117978
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 FMS-PT-02000-CTLFireability-05
lola: time limit : 308 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/308 7/32 FMS-PT-02000-CTLFireability-05 1470232 m, 294046 m/sec, 1838418 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/308 12/32 FMS-PT-02000-CTLFireability-05 2651440 m, 236241 m/sec, 3315159 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/308 17/32 FMS-PT-02000-CTLFireability-05 3840523 m, 237816 m/sec, 4801004 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/308 24/32 FMS-PT-02000-CTLFireability-05 5287664 m, 289428 m/sec, 6610327 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/308 29/32 FMS-PT-02000-CTLFireability-05 6558991 m, 254265 m/sec, 8199812 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for FMS-PT-02000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 FMS-PT-02000-CTLFireability-04
lola: time limit : 335 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for FMS-PT-02000-CTLFireability-04
lola: result : false
lola: markings : 35996
lola: fired transitions : 42004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 FMS-PT-02000-CTLFireability-03
lola: time limit : 373 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/373 4/32 FMS-PT-02000-CTLFireability-03 889561 m, 177912 m/sec, 1622685 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/373 9/32 FMS-PT-02000-CTLFireability-03 1929138 m, 207915 m/sec, 3528649 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/373 13/32 FMS-PT-02000-CTLFireability-03 2972776 m, 208727 m/sec, 5441091 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/373 17/32 FMS-PT-02000-CTLFireability-03 3861701 m, 177785 m/sec, 7070848 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/373 21/32 FMS-PT-02000-CTLFireability-03 4647575 m, 157174 m/sec, 8510835 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/373 25/32 FMS-PT-02000-CTLFireability-03 5598864 m, 190257 m/sec, 10253473 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/373 29/32 FMS-PT-02000-CTLFireability-03 6461467 m, 172520 m/sec, 11835714 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for FMS-PT-02000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-02000-CTLFireability-01
lola: time limit : 414 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/414 5/32 FMS-PT-02000-CTLFireability-01 1085055 m, 217011 m/sec, 1612943 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/414 9/32 FMS-PT-02000-CTLFireability-01 2026061 m, 188201 m/sec, 3023734 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/414 12/32 FMS-PT-02000-CTLFireability-01 2805628 m, 155913 m/sec, 4192847 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/414 16/32 FMS-PT-02000-CTLFireability-01 3686022 m, 176078 m/sec, 5512763 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/414 20/32 FMS-PT-02000-CTLFireability-01 4551952 m, 173186 m/sec, 6811721 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/414 23/32 FMS-PT-02000-CTLFireability-01 5475577 m, 184725 m/sec, 8196826 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/414 27/32 FMS-PT-02000-CTLFireability-01 6267648 m, 158414 m/sec, 9384087 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/414 30/32 FMS-PT-02000-CTLFireability-01 7051872 m, 156844 m/sec, 10560658 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FMS-PT-02000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-02000-CTLFireability-00
lola: time limit : 467 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FMS-PT-02000-CTLFireability-00
lola: result : false
lola: markings : 21997
lola: fired transitions : 23998
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 FMS-PT-02000-CTLFireability-02
lola: time limit : 545 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for FMS-PT-02000-CTLFireability-02
lola: result : true
lola: markings : 3
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 6 FMS-PT-02000-CTLFireability-02
lola: time limit : 654 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/654 4/32 FMS-PT-02000-CTLFireability-02 910386 m, 182077 m/sec, 1668537 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/654 9/32 FMS-PT-02000-CTLFireability-02 1881490 m, 194220 m/sec, 3448638 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/654 12/32 FMS-PT-02000-CTLFireability-02 2747132 m, 173128 m/sec, 5034843 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/654 17/32 FMS-PT-02000-CTLFireability-02 3750251 m, 200623 m/sec, 6873309 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/654 21/32 FMS-PT-02000-CTLFireability-02 4693112 m, 188572 m/sec, 8600372 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/654 25/32 FMS-PT-02000-CTLFireability-02 5539341 m, 169245 m/sec, 10150533 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/654 30/32 FMS-PT-02000-CTLFireability-02 6624780 m, 217087 m/sec, 12139876 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for FMS-PT-02000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 2 0 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 40 FMS-PT-02000-CTLFireability-12
lola: time limit : 808 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/808 5/32 FMS-PT-02000-CTLFireability-12 1073815 m, 214763 m/sec, 1965096 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/808 9/32 FMS-PT-02000-CTLFireability-12 1966836 m, 178604 m/sec, 3600862 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/808 13/32 FMS-PT-02000-CTLFireability-12 2984468 m, 203526 m/sec, 5467448 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/808 17/32 FMS-PT-02000-CTLFireability-12 3919183 m, 186943 m/sec, 7180410 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/808 21/32 FMS-PT-02000-CTLFireability-12 4823716 m, 180906 m/sec, 8837278 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/808 25/32 FMS-PT-02000-CTLFireability-12 5635020 m, 162260 m/sec, 10325225 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 1 0 4 0 0 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/808 29/32 FMS-PT-02000-CTLFireability-12 6508729 m, 174741 m/sec, 11927103 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for FMS-PT-02000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 FMS-PT-02000-CTLFireability-06
lola: time limit : 1064 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/1064 5/32 FMS-PT-02000-CTLFireability-06 956061 m, 191212 m/sec, 1752553 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/1064 9/32 FMS-PT-02000-CTLFireability-06 1988917 m, 206571 m/sec, 3646048 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/1064 13/32 FMS-PT-02000-CTLFireability-06 2871743 m, 176565 m/sec, 5264049 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/1064 16/32 FMS-PT-02000-CTLFireability-06 3668390 m, 159329 m/sec, 6723682 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/1064 20/32 FMS-PT-02000-CTLFireability-06 4478329 m, 161987 m/sec, 8208418 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/1064 23/32 FMS-PT-02000-CTLFireability-06 5318996 m, 168133 m/sec, 9749330 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/1064 27/32 FMS-PT-02000-CTLFireability-06 6256331 m, 187467 m/sec, 11467532 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/1064 31/32 FMS-PT-02000-CTLFireability-06 7160656 m, 180865 m/sec, 13124163 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for FMS-PT-02000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 1 0 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 40 FMS-PT-02000-CTLFireability-12
lola: time limit : 1574 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/1574 2/32 FMS-PT-02000-CTLFireability-12 442209 m, 88441 m/sec, 2138425 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/1574 4/32 FMS-PT-02000-CTLFireability-12 907438 m, 93045 m/sec, 4385337 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/1574 6/32 FMS-PT-02000-CTLFireability-12 1280527 m, 74617 m/sec, 6189096 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/1574 8/32 FMS-PT-02000-CTLFireability-12 1652608 m, 74416 m/sec, 7987308 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/1574 9/32 FMS-PT-02000-CTLFireability-12 2034510 m, 76380 m/sec, 9827559 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/1574 11/32 FMS-PT-02000-CTLFireability-12 2436609 m, 80419 m/sec, 11770832 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/1574 13/32 FMS-PT-02000-CTLFireability-12 2832708 m, 79219 m/sec, 13685432 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/1574 15/32 FMS-PT-02000-CTLFireability-12 3252813 m, 84021 m/sec, 15719545 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 45/1574 16/32 FMS-PT-02000-CTLFireability-12 3612903 m, 72018 m/sec, 17458573 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 50/1574 18/32 FMS-PT-02000-CTLFireability-12 4040718 m, 85563 m/sec, 19528421 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 55/1574 20/32 FMS-PT-02000-CTLFireability-12 4457026 m, 83261 m/sec, 21540900 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 60/1574 22/32 FMS-PT-02000-CTLFireability-12 4819206 m, 72436 m/sec, 23288954 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 65/1574 23/32 FMS-PT-02000-CTLFireability-12 5191917 m, 74542 m/sec, 25091297 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 70/1574 25/32 FMS-PT-02000-CTLFireability-12 5611404 m, 83897 m/sec, 27116725 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 75/1574 27/32 FMS-PT-02000-CTLFireability-12 5985386 m, 74796 m/sec, 28926879 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 80/1574 29/32 FMS-PT-02000-CTLFireability-12 6448324 m, 92587 m/sec, 31164391 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 1 0 4 0 1 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 85/1574 31/32 FMS-PT-02000-CTLFireability-12 6881320 m, 86599 m/sec, 33257158 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for FMS-PT-02000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-02000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
FMS-PT-02000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-12: DISJ 0 0 0 0 4 0 2 0
FMS-PT-02000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FMS-PT-02000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 FMS-PT-02000-CTLFireability-15
lola: time limit : 3059 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for FMS-PT-02000-CTLFireability-15
lola: result : false
lola: markings : 35999
lola: fired transitions : 40025
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-02000-CTLFireability-00: CTL false CTL model checker
FMS-PT-02000-CTLFireability-01: CTL unknown AGGR
FMS-PT-02000-CTLFireability-02: CONJ unknown CONJ
FMS-PT-02000-CTLFireability-03: CTL unknown AGGR
FMS-PT-02000-CTLFireability-04: CTL false CTL model checker
FMS-PT-02000-CTLFireability-05: CTL unknown AGGR
FMS-PT-02000-CTLFireability-06: CTL unknown AGGR
FMS-PT-02000-CTLFireability-07: CTL false CTL model checker
FMS-PT-02000-CTLFireability-08: CTL unknown AGGR
FMS-PT-02000-CTLFireability-09: CTL unknown AGGR
FMS-PT-02000-CTLFireability-10: CTL true CTL model checker
FMS-PT-02000-CTLFireability-11: CTL true CTL model checker
FMS-PT-02000-CTLFireability-12: DISJ unknown DISJ
FMS-PT-02000-CTLFireability-13: CTL unknown AGGR
FMS-PT-02000-CTLFireability-14: CTL unknown AGGR
FMS-PT-02000-CTLFireability-15: CTL false CTL model checker


Time elapsed: 541 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-02000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is FMS-PT-02000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r080-tall-162048871400802"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-02000.tgz
mv FMS-PT-02000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;