fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r080-tall-162048871200662
Last Updated
Jun 28, 2021

About the Execution of LoLA for Echo-PT-d04r03

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
411.128 7912.00 25810.00 27.60 FTTFTFTFTFTFTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r080-tall-162048871200662.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is Echo-PT-d04r03, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r080-tall-162048871200662
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 916K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 130K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 85K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K Mar 28 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 28 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 23 10:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 10:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 18:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 22 18:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 7 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 530K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-00
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-01
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-02
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-03
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-04
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-05
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-06
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-07
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-08
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-09
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-10
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-11
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-12
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-13
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-14
FORMULA_NAME Echo-PT-d04r03-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620555608121

starting LoLA
BK_INPUT Echo-PT-d04r03
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA Echo-PT-d04r03-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d04r03-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620555616033

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type SKEL/FNDP) for 12 Echo-PT-d04r03-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 12 Echo-PT-d04r03-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 12 Echo-PT-d04r03-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/SRCH) for 12 Echo-PT-d04r03-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-51.sara.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 51 (type SKEL/EQUN) for Echo-PT-d04r03-ReachabilityCardinality-04
lola: result : false
lola: CANCELED task # 50 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 53 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 54 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 57 (type SKEL/FNDP) for 30 Echo-PT-d04r03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 30 Echo-PT-d04r03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type SKEL/SRCH) for 30 Echo-PT-d04r03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 30 Echo-PT-d04r03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type SKEL/FNDP) for Echo-PT-d04r03-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 5472
lola: tried executions : 597
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 60 (type SKEL/SRCH) for Echo-PT-d04r03-ReachabilityCardinality-10
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 58 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 61 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-10 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
sara: place or transition ordering is non-deterministic
lola: planning for Echo-PT-d04r03-ReachabilityCardinality-04 stopped (result already fixed).

lola: FINISHED task # 57 (type SKEL/FNDP) for Echo-PT-d04r03-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type SKEL/EQUN) for Echo-PT-d04r03-ReachabilityCardinality-10
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 68 (type EXCL) for 6 Echo-PT-d04r03-ReachabilityCardinality-02
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP) for 6 Echo-PT-d04r03-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 6 Echo-PT-d04r03-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 6 Echo-PT-d04r03-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 Echo-PT-d04r03-ReachabilityCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 28 (type CNST) for Echo-PT-d04r03-ReachabilityCardinality-09
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-65.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: FINISHED task # 65 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 64 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 67 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 68 (type EXCL) for Echo-PT-d04r03-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 93 (type EXCL) for 30 Echo-PT-d04r03-ReachabilityCardinality-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 116 (type FNDP) for 39 Echo-PT-d04r03-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 39 Echo-PT-d04r03-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SRCH) for 39 Echo-PT-d04r03-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 17350
lola: tried executions : 1284
lola: time used : 2.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 119 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-13
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 116 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 117 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 96 (type FNDP) for 15 Echo-PT-d04r03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 15 Echo-PT-d04r03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 15 Echo-PT-d04r03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 93 (type EXCL) for Echo-PT-d04r03-ReachabilityCardinality-10
lola: result : true
lola: markings : 121
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 132 (type EXCL) for 21 Echo-PT-d04r03-ReachabilityCardinality-07
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 116 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 99 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-05
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 96 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 97 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 70 (type FNDP) for 24 Echo-PT-d04r03-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type EQUN) for 24 Echo-PT-d04r03-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SRCH) for 24 Echo-PT-d04r03-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.
lola: FINISHED task # 96 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 73 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-08
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 70 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 71 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 122 (type FNDP) for 42 Echo-PT-d04r03-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type EQUN) for 42 Echo-PT-d04r03-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SRCH) for 42 Echo-PT-d04r03-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-97.sara.
lola: FINISHED task # 70 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 125 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-14
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 123 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 83 (type FNDP) for 33 Echo-PT-d04r03-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 33 Echo-PT-d04r03-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SRCH) for 33 Echo-PT-d04r03-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 122 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-71.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-123.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

sara: place or transition ordering is non-deterministic

sara: place or transition ordering is non-deterministic
lola: FINISHED task # 97 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-05
lola: result : true
lola: FINISHED task # 117 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-13
lola: result : true


lola: FINISHED task # 71 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-08
lola: result : true
lola: FINISHED task # 84 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-11
lola: result : false
lola: CANCELED task # 83 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 86 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 101 (type FNDP) for 3 Echo-PT-d04r03-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type EQUN) for 3 Echo-PT-d04r03-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type SRCH) for 3 Echo-PT-d04r03-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-11
lola: result : unknown
lola: fired transitions : 12869
lola: tried executions : 616
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 101 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 598
lola: tried executions : 22
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 103 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 105 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 135 (type FNDP) for 0 Echo-PT-d04r03-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type EQUN) for 0 Echo-PT-d04r03-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type SRCH) for 0 Echo-PT-d04r03-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 135 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 136 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 138 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 145 (type FNDP) for 36 Echo-PT-d04r03-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type EQUN) for 36 Echo-PT-d04r03-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 151 (type SRCH) for 36 Echo-PT-d04r03-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-103.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 123 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-14
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-136.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-146.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 136 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-00
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d04r03-ReachabilityCardinality-00: AG false findpath
Echo-PT-d04r03-ReachabilityCardinality-01: EF true findpath
Echo-PT-d04r03-ReachabilityCardinality-02: AG true state equation
Echo-PT-d04r03-ReachabilityCardinality-04: AG true skeleton: state equation
Echo-PT-d04r03-ReachabilityCardinality-05: AG false tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-08: EF true tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-09: INITIAL false preprocessing
Echo-PT-d04r03-ReachabilityCardinality-10: EF true tandem / relaxed
Echo-PT-d04r03-ReachabilityCardinality-11: EF false state equation
Echo-PT-d04r03-ReachabilityCardinality-13: AG false tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-14: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d04r03-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
Echo-PT-d04r03-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
Echo-PT-d04r03-ReachabilityCardinality-07: EF 0 4 1 0 1 0 0 0
Echo-PT-d04r03-ReachabilityCardinality-12: AG 0 2 3 0 1 0 0 0
Echo-PT-d04r03-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
132 EF EXCL 2/719 1/32 Echo-PT-d04r03-ReachabilityCardinality-07 39064 m, 7812 m/sec, 44132 t fired, .
145 EF FNDP 1/512 0/5 Echo-PT-d04r03-ReachabilityCardinality-12 7402 t fired, 1144 attempts, .
146 EF STEQ 1/512 0/5 Echo-PT-d04r03-ReachabilityCardinality-12 sara is running.
151 EF SRCH 1/598 1/5 Echo-PT-d04r03-ReachabilityCardinality-12 118777 m, 23755 m/sec, 118777 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16


lola: FINISHED task # 146 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-12
lola: result : false
lola: CANCELED task # 145 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 151 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 109 (type FNDP) for 18 Echo-PT-d04r03-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type EQUN) for 18 Echo-PT-d04r03-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type SRCH) for 18 Echo-PT-d04r03-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 145 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 8596
lola: tried executions : 1328
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 103 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-01
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-110.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 110 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-06
lola: result : false
lola: CANCELED task # 109 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 112 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 77 (type FNDP) for 9 Echo-PT-d04r03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type EQUN) for 9 Echo-PT-d04r03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 80 (type SRCH) for 9 Echo-PT-d04r03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 109 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 32075
lola: tried executions : 438
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 80 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-03
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 78 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 142 (type FNDP) for 45 Echo-PT-d04r03-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type EQUN) for 45 Echo-PT-d04r03-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SRCH) for 45 Echo-PT-d04r03-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 77 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-78.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-143.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 78 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-03
lola: result : true

lola: FINISHED task # 143 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-15
lola: result : false
lola: CANCELED task # 142 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 148 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 128 (type FNDP) for 21 Echo-PT-d04r03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type EQUN) for 21 Echo-PT-d04r03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 131 (type SRCH) for 21 Echo-PT-d04r03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 142 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 19365
lola: tried executions : 3043
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-129.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 129 (type EQUN) for Echo-PT-d04r03-ReachabilityCardinality-07
lola: result : false
lola: CANCELED task # 128 (type FNDP) for Echo-PT-d04r03-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 131 (type SRCH) for Echo-PT-d04r03-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 132 (type EXCL) for Echo-PT-d04r03-ReachabilityCardinality-07 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d04r03-ReachabilityCardinality-00: AG false findpath
Echo-PT-d04r03-ReachabilityCardinality-01: EF true findpath
Echo-PT-d04r03-ReachabilityCardinality-02: AG true state equation
Echo-PT-d04r03-ReachabilityCardinality-03: AG false tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-04: AG true skeleton: state equation
Echo-PT-d04r03-ReachabilityCardinality-05: AG false tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-06: AG true state equation
Echo-PT-d04r03-ReachabilityCardinality-07: EF false state equation
Echo-PT-d04r03-ReachabilityCardinality-08: EF true tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-09: INITIAL false preprocessing
Echo-PT-d04r03-ReachabilityCardinality-10: EF true tandem / relaxed
Echo-PT-d04r03-ReachabilityCardinality-11: EF false state equation
Echo-PT-d04r03-ReachabilityCardinality-12: AG true state equation
Echo-PT-d04r03-ReachabilityCardinality-13: AG false tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-14: EF true tandem / insertion
Echo-PT-d04r03-ReachabilityCardinality-15: EF false state equation


Time elapsed: 8 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d04r03"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is Echo-PT-d04r03, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r080-tall-162048871200662"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d04r03.tgz
mv Echo-PT-d04r03 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;