fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r080-tall-162048871100586
Last Updated
Jun 28, 2021

About the Execution of LoLA for ERK-PT-010000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16242.199 2494628.00 4254038.00 14513.60 ???????F??????TT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r080-tall-162048871100586.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ERK-PT-010000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r080-tall-162048871100586

=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 344K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 84K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K Mar 28 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 2.7K Mar 23 10:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 11K Mar 23 10:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 22 18:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 18:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 7 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 6.7K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-010000-CTLFireability-00
FORMULA_NAME ERK-PT-010000-CTLFireability-01
FORMULA_NAME ERK-PT-010000-CTLFireability-02
FORMULA_NAME ERK-PT-010000-CTLFireability-03
FORMULA_NAME ERK-PT-010000-CTLFireability-04
FORMULA_NAME ERK-PT-010000-CTLFireability-05
FORMULA_NAME ERK-PT-010000-CTLFireability-06
FORMULA_NAME ERK-PT-010000-CTLFireability-07
FORMULA_NAME ERK-PT-010000-CTLFireability-08
FORMULA_NAME ERK-PT-010000-CTLFireability-09
FORMULA_NAME ERK-PT-010000-CTLFireability-10
FORMULA_NAME ERK-PT-010000-CTLFireability-11
FORMULA_NAME ERK-PT-010000-CTLFireability-12
FORMULA_NAME ERK-PT-010000-CTLFireability-13
FORMULA_NAME ERK-PT-010000-CTLFireability-14
FORMULA_NAME ERK-PT-010000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620757923022

starting LoLA
BK_INPUT ERK-PT-010000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ERK-PT-010000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-010000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-010000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620760417650

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 34 (type EXCL) for 33 ERK-PT-010000-CTLFireability-11
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 21 ERK-PT-010000-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 21 ERK-PT-010000-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 21 ERK-PT-010000-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 51 (type SRCH) for ERK-PT-010000-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 52 (type FNDP) for 42 ERK-PT-010000-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: try reading problem file /home/mcc/execution/CTLFireability-49.sara.
lola: FINISHED task # 52 (type FNDP) for ERK-PT-010000-CTLFireability-14
lola: result : true
lola: fired transitions : 9999
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806

lola: FINISHED task # 49 (type EQUN) for ERK-PT-010000-CTLFireability-07
lola: result : false
lola: CANCELED task # 48 (type FNDP) for ERK-PT-010000-CTLFireability-07 (obsolete)
lola: FINISHED task # 48 (type FNDP) for ERK-PT-010000-CTLFireability-07
lola: result : unknown
lola: fired transitions : 209006
lola: tried executions : 2
lola: time used : 2.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/257 1/32 ERK-PT-010000-CTLFireability-11 179577 m, 35915 m/sec, 507756 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/257 2/32 ERK-PT-010000-CTLFireability-11 381286 m, 40341 m/sec, 1011177 t fired, .

Time elapsed: 11 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/257 3/32 ERK-PT-010000-CTLFireability-11 602853 m, 44313 m/sec, 1564829 t fired, .

Time elapsed: 16 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/257 4/32 ERK-PT-010000-CTLFireability-11 883508 m, 56131 m/sec, 2265775 t fired, .

Time elapsed: 21 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/257 5/32 ERK-PT-010000-CTLFireability-11 1116176 m, 46533 m/sec, 2846851 t fired, .

Time elapsed: 26 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/257 6/32 ERK-PT-010000-CTLFireability-11 1382047 m, 53174 m/sec, 3511137 t fired, .

Time elapsed: 31 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/257 7/32 ERK-PT-010000-CTLFireability-11 1630161 m, 49622 m/sec, 4131120 t fired, .

Time elapsed: 36 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/257 8/32 ERK-PT-010000-CTLFireability-11 1866328 m, 47233 m/sec, 4721397 t fired, .

Time elapsed: 41 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/257 9/32 ERK-PT-010000-CTLFireability-11 2160006 m, 58735 m/sec, 5455135 t fired, .

Time elapsed: 46 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/257 10/32 ERK-PT-010000-CTLFireability-11 2409638 m, 49926 m/sec, 6078981 t fired, .

Time elapsed: 51 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/257 11/32 ERK-PT-010000-CTLFireability-11 2650276 m, 48127 m/sec, 6680376 t fired, .

Time elapsed: 56 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/257 12/32 ERK-PT-010000-CTLFireability-11 2893339 m, 48612 m/sec, 7287595 t fired, .

Time elapsed: 61 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/257 13/32 ERK-PT-010000-CTLFireability-11 3125666 m, 46465 m/sec, 7868532 t fired, .

Time elapsed: 66 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/257 14/32 ERK-PT-010000-CTLFireability-11 3353803 m, 45627 m/sec, 8438411 t fired, .

Time elapsed: 71 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/257 15/32 ERK-PT-010000-CTLFireability-11 3612154 m, 51670 m/sec, 9084341 t fired, .

Time elapsed: 76 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/257 16/32 ERK-PT-010000-CTLFireability-11 3856010 m, 48771 m/sec, 9694061 t fired, .

Time elapsed: 81 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/257 17/32 ERK-PT-010000-CTLFireability-11 4082064 m, 45210 m/sec, 10259051 t fired, .

Time elapsed: 86 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/257 18/32 ERK-PT-010000-CTLFireability-11 4342018 m, 51990 m/sec, 10907939 t fired, .

Time elapsed: 91 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/257 19/32 ERK-PT-010000-CTLFireability-11 4629058 m, 57408 m/sec, 11625464 t fired, .

Time elapsed: 96 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/257 20/32 ERK-PT-010000-CTLFireability-11 4883125 m, 50813 m/sec, 12260669 t fired, .

Time elapsed: 101 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 105/257 21/32 ERK-PT-010000-CTLFireability-11 5124755 m, 48326 m/sec, 12864843 t fired, .

Time elapsed: 106 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 110/257 22/32 ERK-PT-010000-CTLFireability-11 5381292 m, 51307 m/sec, 13506184 t fired, .

Time elapsed: 111 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 115/257 23/32 ERK-PT-010000-CTLFireability-11 5640301 m, 51801 m/sec, 14153183 t fired, .

Time elapsed: 116 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 120/257 24/32 ERK-PT-010000-CTLFireability-11 5891211 m, 50182 m/sec, 14779710 t fired, .

Time elapsed: 121 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 125/257 25/32 ERK-PT-010000-CTLFireability-11 6148019 m, 51361 m/sec, 15422605 t fired, .

Time elapsed: 126 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 130/257 26/32 ERK-PT-010000-CTLFireability-11 6413027 m, 53001 m/sec, 16084863 t fired, .

Time elapsed: 131 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 135/257 27/32 ERK-PT-010000-CTLFireability-11 6661060 m, 49606 m/sec, 16703718 t fired, .

Time elapsed: 136 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 140/257 28/32 ERK-PT-010000-CTLFireability-11 6891873 m, 46162 m/sec, 17281650 t fired, .

Time elapsed: 141 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 145/257 29/32 ERK-PT-010000-CTLFireability-11 7115533 m, 44732 m/sec, 17840247 t fired, .

Time elapsed: 146 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 150/257 30/32 ERK-PT-010000-CTLFireability-11 7334686 m, 43830 m/sec, 18388474 t fired, .

Time elapsed: 151 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 155/257 31/32 ERK-PT-010000-CTLFireability-11 7559827 m, 45028 m/sec, 18950358 t fired, .

Time elapsed: 156 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 160/257 32/32 ERK-PT-010000-CTLFireability-11 7775411 m, 43116 m/sec, 19489244 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for ERK-PT-010000-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ERK-PT-010000-CTLFireability-15
lola: time limit : 264 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for ERK-PT-010000-CTLFireability-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 ERK-PT-010000-CTLFireability-13
lola: time limit : 286 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/286 2/32 ERK-PT-010000-CTLFireability-13 417869 m, 83573 m/sec, 417949 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/286 4/32 ERK-PT-010000-CTLFireability-13 790001 m, 74426 m/sec, 790155 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/286 5/32 ERK-PT-010000-CTLFireability-13 1202199 m, 82439 m/sec, 1202437 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/286 7/32 ERK-PT-010000-CTLFireability-13 1646646 m, 88889 m/sec, 1646972 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/286 9/32 ERK-PT-010000-CTLFireability-13 2031158 m, 76902 m/sec, 2031561 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/286 10/32 ERK-PT-010000-CTLFireability-13 2340627 m, 61893 m/sec, 2341093 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/286 11/32 ERK-PT-010000-CTLFireability-13 2640874 m, 60049 m/sec, 2641399 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/286 13/32 ERK-PT-010000-CTLFireability-13 2933931 m, 58611 m/sec, 2934515 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/286 14/32 ERK-PT-010000-CTLFireability-13 3235839 m, 60381 m/sec, 3236483 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/286 15/32 ERK-PT-010000-CTLFireability-13 3555804 m, 63993 m/sec, 3556512 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/286 16/32 ERK-PT-010000-CTLFireability-13 3844748 m, 57788 m/sec, 3845513 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/286 17/32 ERK-PT-010000-CTLFireability-13 4115025 m, 54055 m/sec, 4115845 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 65/286 19/32 ERK-PT-010000-CTLFireability-13 4414354 m, 59865 m/sec, 4415234 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 70/286 20/32 ERK-PT-010000-CTLFireability-13 4700940 m, 57317 m/sec, 4701878 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 75/286 21/32 ERK-PT-010000-CTLFireability-13 4982911 m, 56394 m/sec, 4983905 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 80/286 22/32 ERK-PT-010000-CTLFireability-13 5291910 m, 61799 m/sec, 5292966 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 85/286 23/32 ERK-PT-010000-CTLFireability-13 5561291 m, 53876 m/sec, 5562401 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 90/286 25/32 ERK-PT-010000-CTLFireability-13 5910001 m, 69742 m/sec, 5911179 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 95/286 26/32 ERK-PT-010000-CTLFireability-13 6185848 m, 55169 m/sec, 6187082 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 101/286 27/32 ERK-PT-010000-CTLFireability-13 6470617 m, 56953 m/sec, 6471909 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 106/286 28/32 ERK-PT-010000-CTLFireability-13 6740001 m, 53876 m/sec, 6741345 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 111/286 30/32 ERK-PT-010000-CTLFireability-13 7087022 m, 69404 m/sec, 7088436 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 116/286 31/32 ERK-PT-010000-CTLFireability-13 7347586 m, 52112 m/sec, 7349052 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 121/286 32/32 ERK-PT-010000-CTLFireability-13 7633313 m, 57145 m/sec, 7634836 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for ERK-PT-010000-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 ERK-PT-010000-CTLFireability-12
lola: time limit : 300 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/300 2/32 ERK-PT-010000-CTLFireability-12 270472 m, 54094 m/sec, 644640 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/300 3/32 ERK-PT-010000-CTLFireability-12 509944 m, 47894 m/sec, 1242445 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/300 4/32 ERK-PT-010000-CTLFireability-12 773902 m, 52791 m/sec, 1901930 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/300 5/32 ERK-PT-010000-CTLFireability-12 1075196 m, 60258 m/sec, 2654605 t fired, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/300 6/32 ERK-PT-010000-CTLFireability-12 1370324 m, 59025 m/sec, 3391759 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/300 7/32 ERK-PT-010000-CTLFireability-12 1594998 m, 44934 m/sec, 3953122 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/300 8/32 ERK-PT-010000-CTLFireability-12 1930630 m, 67126 m/sec, 4792065 t fired, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/300 9/32 ERK-PT-010000-CTLFireability-12 2200707 m, 54015 m/sec, 5467016 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/300 10/32 ERK-PT-010000-CTLFireability-12 2436399 m, 47138 m/sec, 6056274 t fired, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/300 11/32 ERK-PT-010000-CTLFireability-12 2670547 m, 46829 m/sec, 6640725 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/300 12/32 ERK-PT-010000-CTLFireability-12 2935925 m, 53075 m/sec, 7304510 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/300 13/32 ERK-PT-010000-CTLFireability-12 3173059 m, 47426 m/sec, 7896996 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/300 14/32 ERK-PT-010000-CTLFireability-12 3424890 m, 50366 m/sec, 8526174 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/300 15/32 ERK-PT-010000-CTLFireability-12 3668366 m, 48695 m/sec, 9134337 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/300 16/32 ERK-PT-010000-CTLFireability-12 3947202 m, 55767 m/sec, 9831635 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/300 17/32 ERK-PT-010000-CTLFireability-12 4175874 m, 45734 m/sec, 10403377 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/300 18/32 ERK-PT-010000-CTLFireability-12 4411024 m, 47030 m/sec, 10991202 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/300 19/32 ERK-PT-010000-CTLFireability-12 4700357 m, 57866 m/sec, 11714189 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/300 20/32 ERK-PT-010000-CTLFireability-12 4941317 m, 48192 m/sec, 12316401 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/300 21/32 ERK-PT-010000-CTLFireability-12 5213680 m, 54472 m/sec, 12996309 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/300 23/32 ERK-PT-010000-CTLFireability-12 5505657 m, 58395 m/sec, 13726267 t fired, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/300 23/32 ERK-PT-010000-CTLFireability-12 5733772 m, 45623 m/sec, 14296875 t fired, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/300 25/32 ERK-PT-010000-CTLFireability-12 6007981 m, 54841 m/sec, 14981447 t fired, .

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/300 25/32 ERK-PT-010000-CTLFireability-12 6234064 m, 45216 m/sec, 15546933 t fired, .

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/300 26/32 ERK-PT-010000-CTLFireability-12 6464963 m, 46179 m/sec, 16124307 t fired, .

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/300 28/32 ERK-PT-010000-CTLFireability-12 6749527 m, 56912 m/sec, 16835058 t fired, .

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/300 29/32 ERK-PT-010000-CTLFireability-12 6995769 m, 49248 m/sec, 17450599 t fired, .

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/300 30/32 ERK-PT-010000-CTLFireability-12 7245035 m, 49853 m/sec, 18073341 t fired, .

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/300 31/32 ERK-PT-010000-CTLFireability-12 7492187 m, 49430 m/sec, 18692189 t fired, .

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/300 32/32 ERK-PT-010000-CTLFireability-12 7740359 m, 49634 m/sec, 19312418 t fired, .

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for ERK-PT-010000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 ERK-PT-010000-CTLFireability-09
lola: time limit : 315 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/315 1/32 ERK-PT-010000-CTLFireability-09 189112 m, 37822 m/sec, 434912 t fired, .

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/315 2/32 ERK-PT-010000-CTLFireability-09 308523 m, 23882 m/sec, 851997 t fired, .

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/315 2/32 ERK-PT-010000-CTLFireability-09 424636 m, 23222 m/sec, 1257727 t fired, .

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/315 3/32 ERK-PT-010000-CTLFireability-09 523424 m, 19757 m/sec, 1602920 t fired, .

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/315 3/32 ERK-PT-010000-CTLFireability-09 639614 m, 23238 m/sec, 2009082 t fired, .

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/315 3/32 ERK-PT-010000-CTLFireability-09 743098 m, 20696 m/sec, 2370694 t fired, .

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/315 4/32 ERK-PT-010000-CTLFireability-09 841274 m, 19635 m/sec, 2714044 t fired, .

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/315 4/32 ERK-PT-010000-CTLFireability-09 944878 m, 20720 m/sec, 3076445 t fired, .

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/315 5/32 ERK-PT-010000-CTLFireability-09 1036519 m, 18328 m/sec, 3396609 t fired, .

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/315 5/32 ERK-PT-010000-CTLFireability-09 1151477 m, 22991 m/sec, 3798745 t fired, .

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/315 6/32 ERK-PT-010000-CTLFireability-09 1265694 m, 22843 m/sec, 4198185 t fired, .

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/315 6/32 ERK-PT-010000-CTLFireability-09 1379403 m, 22741 m/sec, 4596084 t fired, .

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/315 6/32 ERK-PT-010000-CTLFireability-09 1472552 m, 18629 m/sec, 4921513 t fired, .

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/315 7/32 ERK-PT-010000-CTLFireability-09 1590674 m, 23624 m/sec, 5334406 t fired, .

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/315 7/32 ERK-PT-010000-CTLFireability-09 1697979 m, 21461 m/sec, 5709747 t fired, .

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/315 8/32 ERK-PT-010000-CTLFireability-09 1804062 m, 21216 m/sec, 6080982 t fired, .

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 85/315 8/32 ERK-PT-010000-CTLFireability-09 1899347 m, 19057 m/sec, 6414115 t fired, .

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 90/315 9/32 ERK-PT-010000-CTLFireability-09 2018401 m, 23810 m/sec, 6830847 t fired, .

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 95/315 9/32 ERK-PT-010000-CTLFireability-09 2124861 m, 21292 m/sec, 7203419 t fired, .

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 100/315 9/32 ERK-PT-010000-CTLFireability-09 2232951 m, 21618 m/sec, 7580999 t fired, .

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 105/315 10/32 ERK-PT-010000-CTLFireability-09 2325705 m, 18550 m/sec, 7905573 t fired, .

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 110/315 10/32 ERK-PT-010000-CTLFireability-09 2441800 m, 23219 m/sec, 8312018 t fired, .

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 115/315 11/32 ERK-PT-010000-CTLFireability-09 2545672 m, 20774 m/sec, 8674741 t fired, .

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 120/315 11/32 ERK-PT-010000-CTLFireability-09 2667866 m, 24438 m/sec, 9102791 t fired, .

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 125/315 12/32 ERK-PT-010000-CTLFireability-09 2789202 m, 24267 m/sec, 9526662 t fired, .

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 130/315 12/32 ERK-PT-010000-CTLFireability-09 2895382 m, 21236 m/sec, 9898082 t fired, .

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 135/315 13/32 ERK-PT-010000-CTLFireability-09 2993829 m, 19689 m/sec, 10242414 t fired, .

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 140/315 13/32 ERK-PT-010000-CTLFireability-09 3094247 m, 20083 m/sec, 10594061 t fired, .

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 145/315 13/32 ERK-PT-010000-CTLFireability-09 3191218 m, 19394 m/sec, 10932848 t fired, .

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 150/315 14/32 ERK-PT-010000-CTLFireability-09 3288837 m, 19523 m/sec, 11275155 t fired, .

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 155/315 14/32 ERK-PT-010000-CTLFireability-09 3418737 m, 25980 m/sec, 11729589 t fired, .

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 160/315 15/32 ERK-PT-010000-CTLFireability-09 3539960 m, 24244 m/sec, 12153530 t fired, .

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 165/315 15/32 ERK-PT-010000-CTLFireability-09 3641306 m, 20269 m/sec, 12508234 t fired, .

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 170/315 16/32 ERK-PT-010000-CTLFireability-09 3742305 m, 20199 m/sec, 12860820 t fired, .

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 175/315 16/32 ERK-PT-010000-CTLFireability-09 3841551 m, 19849 m/sec, 13208059 t fired, .

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 180/315 16/32 ERK-PT-010000-CTLFireability-09 3942869 m, 20263 m/sec, 13562543 t fired, .

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 185/315 17/32 ERK-PT-010000-CTLFireability-09 4055006 m, 22427 m/sec, 13955025 t fired, .

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 190/315 17/32 ERK-PT-010000-CTLFireability-09 4159967 m, 20992 m/sec, 14322598 t fired, .

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 195/315 18/32 ERK-PT-010000-CTLFireability-09 4272848 m, 22576 m/sec, 14717073 t fired, .

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 200/315 18/32 ERK-PT-010000-CTLFireability-09 4385172 m, 22464 m/sec, 15110611 t fired, .

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 205/315 19/32 ERK-PT-010000-CTLFireability-09 4503299 m, 23625 m/sec, 15523353 t fired, .

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 210/315 19/32 ERK-PT-010000-CTLFireability-09 4610805 m, 21501 m/sec, 15899445 t fired, .

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 215/315 19/32 ERK-PT-010000-CTLFireability-09 4705400 m, 18919 m/sec, 16230672 t fired, .

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 220/315 20/32 ERK-PT-010000-CTLFireability-09 4797856 m, 18491 m/sec, 16553925 t fired, .

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 225/315 20/32 ERK-PT-010000-CTLFireability-09 4918595 m, 24147 m/sec, 16976677 t fired, .

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 230/315 21/32 ERK-PT-010000-CTLFireability-09 5022790 m, 20839 m/sec, 17340368 t fired, .

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 235/315 21/32 ERK-PT-010000-CTLFireability-09 5120181 m, 19478 m/sec, 17681499 t fired, .

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 240/315 21/32 ERK-PT-010000-CTLFireability-09 5219788 m, 19921 m/sec, 18029766 t fired, .

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 245/315 22/32 ERK-PT-010000-CTLFireability-09 5318482 m, 19738 m/sec, 18375776 t fired, .

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 250/315 22/32 ERK-PT-010000-CTLFireability-09 5441833 m, 24670 m/sec, 18807296 t fired, .

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 255/315 23/32 ERK-PT-010000-CTLFireability-09 5535870 m, 18807 m/sec, 19136231 t fired, .

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 260/315 23/32 ERK-PT-010000-CTLFireability-09 5637714 m, 20368 m/sec, 19492518 t fired, .

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 265/315 24/32 ERK-PT-010000-CTLFireability-09 5741993 m, 20855 m/sec, 19857440 t fired, .

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 270/315 24/32 ERK-PT-010000-CTLFireability-09 5839995 m, 19600 m/sec, 20199611 t fired, .

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 275/315 24/32 ERK-PT-010000-CTLFireability-09 5934314 m, 18863 m/sec, 20530587 t fired, .

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 280/315 25/32 ERK-PT-010000-CTLFireability-09 6026465 m, 18430 m/sec, 20852961 t fired, .

Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 285/315 25/32 ERK-PT-010000-CTLFireability-09 6149189 m, 24544 m/sec, 21282300 t fired, .

Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 290/315 26/32 ERK-PT-010000-CTLFireability-09 6240483 m, 18258 m/sec, 21600596 t fired, .

Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 295/315 26/32 ERK-PT-010000-CTLFireability-09 6337317 m, 19366 m/sec, 21940507 t fired, .

Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 300/315 26/32 ERK-PT-010000-CTLFireability-09 6451571 m, 22850 m/sec, 22339631 t fired, .

Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 305/315 27/32 ERK-PT-010000-CTLFireability-09 6594078 m, 28501 m/sec, 22838470 t fired, .

Time elapsed: 752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 310/315 27/32 ERK-PT-010000-CTLFireability-09 6703848 m, 21954 m/sec, 23222431 t fired, .

Time elapsed: 757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 315/315 28/32 ERK-PT-010000-CTLFireability-09 6809208 m, 21072 m/sec, 23590735 t fired, .

Time elapsed: 762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for ERK-PT-010000-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 1 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 ERK-PT-010000-CTLFireability-06
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 28 (type EXCL) for 27 ERK-PT-010000-CTLFireability-09
lola: time limit : 2833 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/314 1/32 ERK-PT-010000-CTLFireability-06 227174 m, 45434 m/sec, 763560 t fired, .
28 CTL EXCL 5/2833 1/5 ERK-PT-010000-CTLFireability-09 174312 m, -1326979 m/sec, 383295 t fired, .

Time elapsed: 772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 11/314 2/32 ERK-PT-010000-CTLFireability-06 384387 m, 31442 m/sec, 1313458 t fired, .
28 CTL EXCL 11/283 2/5 ERK-PT-010000-CTLFireability-09 252224 m, 15582 m/sec, 655269 t fired, .

Time elapsed: 778 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 16/314 3/32 ERK-PT-010000-CTLFireability-06 545437 m, 32210 m/sec, 1876590 t fired, .
28 CTL EXCL 16/283 2/5 ERK-PT-010000-CTLFireability-09 336281 m, 16811 m/sec, 948874 t fired, .

Time elapsed: 783 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 21/314 3/32 ERK-PT-010000-CTLFireability-06 731009 m, 37114 m/sec, 2525730 t fired, .
28 CTL EXCL 21/283 2/5 ERK-PT-010000-CTLFireability-09 431248 m, 18993 m/sec, 1280650 t fired, .

Time elapsed: 788 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 26/314 4/32 ERK-PT-010000-CTLFireability-06 902658 m, 34329 m/sec, 3126453 t fired, .
28 CTL EXCL 26/283 3/5 ERK-PT-010000-CTLFireability-09 522471 m, 18244 m/sec, 1599629 t fired, .

Time elapsed: 793 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 31/314 5/32 ERK-PT-010000-CTLFireability-06 1081523 m, 35773 m/sec, 3752006 t fired, .
28 CTL EXCL 31/283 3/5 ERK-PT-010000-CTLFireability-09 616766 m, 18859 m/sec, 1929129 t fired, .

Time elapsed: 798 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 36/314 5/32 ERK-PT-010000-CTLFireability-06 1219842 m, 27663 m/sec, 4235994 t fired, .
28 CTL EXCL 36/283 3/5 ERK-PT-010000-CTLFireability-09 690915 m, 14829 m/sec, 2188293 t fired, .

Time elapsed: 803 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 41/314 6/32 ERK-PT-010000-CTLFireability-06 1377364 m, 31504 m/sec, 4786734 t fired, .
28 CTL EXCL 41/283 4/5 ERK-PT-010000-CTLFireability-09 774064 m, 16629 m/sec, 2478898 t fired, .

Time elapsed: 808 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 46/314 7/32 ERK-PT-010000-CTLFireability-06 1524951 m, 29517 m/sec, 5303327 t fired, .
28 CTL EXCL 46/283 4/5 ERK-PT-010000-CTLFireability-09 852105 m, 15608 m/sec, 2751716 t fired, .

Time elapsed: 813 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 51/314 7/32 ERK-PT-010000-CTLFireability-06 1707610 m, 36531 m/sec, 5942163 t fired, .
28 CTL EXCL 51/283 4/5 ERK-PT-010000-CTLFireability-09 944799 m, 18538 m/sec, 3076209 t fired, .

Time elapsed: 818 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 56/314 8/32 ERK-PT-010000-CTLFireability-06 1851711 m, 28820 m/sec, 6446773 t fired, .
28 CTL EXCL 56/283 5/5 ERK-PT-010000-CTLFireability-09 1020067 m, 15053 m/sec, 3339337 t fired, .

Time elapsed: 823 secs. Pages in use: 45
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 61/314 9/32 ERK-PT-010000-CTLFireability-06 2008811 m, 31420 m/sec, 6996229 t fired, .
28 CTL EXCL 61/283 5/5 ERK-PT-010000-CTLFireability-09 1114003 m, 18787 m/sec, 3667514 t fired, .

Time elapsed: 828 secs. Pages in use: 47
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 66/314 9/32 ERK-PT-010000-CTLFireability-06 2182206 m, 34679 m/sec, 7603201 t fired, .
28 CTL EXCL 66/283 5/5 ERK-PT-010000-CTLFireability-09 1208320 m, 18863 m/sec, 3997768 t fired, .

Time elapsed: 833 secs. Pages in use: 47
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for ERK-PT-010000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 71/314 10/32 ERK-PT-010000-CTLFireability-06 2342236 m, 32006 m/sec, 8162667 t fired, .

Time elapsed: 838 secs. Pages in use: 47
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 76/314 11/32 ERK-PT-010000-CTLFireability-06 2521630 m, 35878 m/sec, 8790721 t fired, .

Time elapsed: 843 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 81/314 11/32 ERK-PT-010000-CTLFireability-06 2723418 m, 40357 m/sec, 9496519 t fired, .

Time elapsed: 848 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 86/314 12/32 ERK-PT-010000-CTLFireability-06 2910741 m, 37464 m/sec, 10151983 t fired, .

Time elapsed: 853 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 91/314 13/32 ERK-PT-010000-CTLFireability-06 3135965 m, 45044 m/sec, 10940042 t fired, .

Time elapsed: 858 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 96/314 14/32 ERK-PT-010000-CTLFireability-06 3344109 m, 41628 m/sec, 11668360 t fired, .

Time elapsed: 863 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 101/314 15/32 ERK-PT-010000-CTLFireability-06 3536738 m, 38525 m/sec, 12342547 t fired, .

Time elapsed: 868 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 106/314 15/32 ERK-PT-010000-CTLFireability-06 3732305 m, 39113 m/sec, 13026840 t fired, .

Time elapsed: 873 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 111/314 16/32 ERK-PT-010000-CTLFireability-06 3961273 m, 45793 m/sec, 13828003 t fired, .

Time elapsed: 878 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 116/314 17/32 ERK-PT-010000-CTLFireability-06 4176492 m, 43043 m/sec, 14581104 t fired, .

Time elapsed: 883 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 121/314 18/32 ERK-PT-010000-CTLFireability-06 4351059 m, 34913 m/sec, 15191641 t fired, .

Time elapsed: 888 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 126/314 19/32 ERK-PT-010000-CTLFireability-06 4523178 m, 34423 m/sec, 15793814 t fired, .

Time elapsed: 893 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 131/314 19/32 ERK-PT-010000-CTLFireability-06 4705753 m, 36515 m/sec, 16433297 t fired, .

Time elapsed: 898 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 136/314 20/32 ERK-PT-010000-CTLFireability-06 4893249 m, 37499 m/sec, 17089656 t fired, .

Time elapsed: 903 secs. Pages in use: 59
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 141/314 21/32 ERK-PT-010000-CTLFireability-06 5104273 m, 42204 m/sec, 17827443 t fired, .

Time elapsed: 908 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 146/314 22/32 ERK-PT-010000-CTLFireability-06 5310861 m, 41317 m/sec, 18550366 t fired, .

Time elapsed: 913 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 151/314 23/32 ERK-PT-010000-CTLFireability-06 5512674 m, 40362 m/sec, 19256991 t fired, .

Time elapsed: 918 secs. Pages in use: 63
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 156/314 23/32 ERK-PT-010000-CTLFireability-06 5722650 m, 41995 m/sec, 19990939 t fired, .

Time elapsed: 923 secs. Pages in use: 63
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 161/314 24/32 ERK-PT-010000-CTLFireability-06 5906133 m, 36696 m/sec, 20633271 t fired, .

Time elapsed: 928 secs. Pages in use: 65
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 166/314 25/32 ERK-PT-010000-CTLFireability-06 6080114 m, 34796 m/sec, 21242451 t fired, .

Time elapsed: 933 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 171/314 26/32 ERK-PT-010000-CTLFireability-06 6281957 m, 40368 m/sec, 21949038 t fired, .

Time elapsed: 938 secs. Pages in use: 67
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 176/314 26/32 ERK-PT-010000-CTLFireability-06 6441584 m, 31925 m/sec, 22506861 t fired, .

Time elapsed: 943 secs. Pages in use: 68
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 181/314 27/32 ERK-PT-010000-CTLFireability-06 6605843 m, 32851 m/sec, 23082183 t fired, .

Time elapsed: 948 secs. Pages in use: 69
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 186/314 28/32 ERK-PT-010000-CTLFireability-06 6773983 m, 33628 m/sec, 23670259 t fired, .

Time elapsed: 953 secs. Pages in use: 71
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 191/314 28/32 ERK-PT-010000-CTLFireability-06 6978483 m, 40900 m/sec, 24385744 t fired, .

Time elapsed: 958 secs. Pages in use: 71
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 196/314 29/32 ERK-PT-010000-CTLFireability-06 7152415 m, 34786 m/sec, 24995023 t fired, .

Time elapsed: 963 secs. Pages in use: 72
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 201/314 30/32 ERK-PT-010000-CTLFireability-06 7332634 m, 36043 m/sec, 25625233 t fired, .

Time elapsed: 968 secs. Pages in use: 74
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 206/314 31/32 ERK-PT-010000-CTLFireability-06 7514703 m, 36413 m/sec, 26262853 t fired, .

Time elapsed: 973 secs. Pages in use: 75
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 211/314 31/32 ERK-PT-010000-CTLFireability-06 7717519 m, 40563 m/sec, 26972800 t fired, .

Time elapsed: 978 secs. Pages in use: 75
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 216/314 32/32 ERK-PT-010000-CTLFireability-06 7901010 m, 36698 m/sec, 27614563 t fired, .

Time elapsed: 983 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for ERK-PT-010000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 988 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 ERK-PT-010000-CTLFireability-05
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/326 2/32 ERK-PT-010000-CTLFireability-05 291119 m, 58223 m/sec, 696137 t fired, .

Time elapsed: 993 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/326 3/32 ERK-PT-010000-CTLFireability-05 560592 m, 53894 m/sec, 1369058 t fired, .

Time elapsed: 998 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/326 4/32 ERK-PT-010000-CTLFireability-05 809609 m, 49803 m/sec, 1991271 t fired, .

Time elapsed: 1003 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/326 5/32 ERK-PT-010000-CTLFireability-05 1078166 m, 53711 m/sec, 2662155 t fired, .

Time elapsed: 1008 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/326 6/32 ERK-PT-010000-CTLFireability-05 1314613 m, 47289 m/sec, 3252768 t fired, .

Time elapsed: 1013 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/326 7/32 ERK-PT-010000-CTLFireability-05 1541536 m, 45384 m/sec, 3820117 t fired, .

Time elapsed: 1018 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/326 8/32 ERK-PT-010000-CTLFireability-05 1789128 m, 49518 m/sec, 4438248 t fired, .

Time elapsed: 1023 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/326 9/32 ERK-PT-010000-CTLFireability-05 2051609 m, 52496 m/sec, 5094496 t fired, .

Time elapsed: 1028 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/326 10/32 ERK-PT-010000-CTLFireability-05 2289182 m, 47514 m/sec, 5688225 t fired, .

Time elapsed: 1033 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/326 11/32 ERK-PT-010000-CTLFireability-05 2508902 m, 43944 m/sec, 6237327 t fired, .

Time elapsed: 1038 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/326 11/32 ERK-PT-010000-CTLFireability-05 2735454 m, 45310 m/sec, 6803095 t fired, .

Time elapsed: 1043 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/326 12/32 ERK-PT-010000-CTLFireability-05 2943904 m, 41690 m/sec, 7323875 t fired, .

Time elapsed: 1048 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/326 13/32 ERK-PT-010000-CTLFireability-05 3167748 m, 44768 m/sec, 7883466 t fired, .

Time elapsed: 1053 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/326 14/32 ERK-PT-010000-CTLFireability-05 3371444 m, 40739 m/sec, 8392762 t fired, .

Time elapsed: 1058 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/326 15/32 ERK-PT-010000-CTLFireability-05 3597250 m, 45161 m/sec, 8957161 t fired, .

Time elapsed: 1063 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/326 16/32 ERK-PT-010000-CTLFireability-05 3827135 m, 45977 m/sec, 9531343 t fired, .

Time elapsed: 1068 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/326 17/32 ERK-PT-010000-CTLFireability-05 4049005 m, 44374 m/sec, 10085933 t fired, .

Time elapsed: 1073 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/326 18/32 ERK-PT-010000-CTLFireability-05 4258065 m, 41812 m/sec, 10608668 t fired, .

Time elapsed: 1078 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/326 18/32 ERK-PT-010000-CTLFireability-05 4467201 m, 41827 m/sec, 11130964 t fired, .

Time elapsed: 1083 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/326 19/32 ERK-PT-010000-CTLFireability-05 4710734 m, 48706 m/sec, 11739667 t fired, .

Time elapsed: 1088 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/326 20/32 ERK-PT-010000-CTLFireability-05 4935967 m, 45046 m/sec, 12302566 t fired, .

Time elapsed: 1093 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/326 21/32 ERK-PT-010000-CTLFireability-05 5170329 m, 46872 m/sec, 12888835 t fired, .

Time elapsed: 1098 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/326 22/32 ERK-PT-010000-CTLFireability-05 5367564 m, 39447 m/sec, 13381895 t fired, .

Time elapsed: 1103 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/326 23/32 ERK-PT-010000-CTLFireability-05 5587115 m, 43910 m/sec, 13930615 t fired, .

Time elapsed: 1108 secs. Pages in use: 78
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/326 24/32 ERK-PT-010000-CTLFireability-05 5826213 m, 47819 m/sec, 14528043 t fired, .

Time elapsed: 1113 secs. Pages in use: 79
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/326 25/32 ERK-PT-010000-CTLFireability-05 6074335 m, 49624 m/sec, 15148319 t fired, .

Time elapsed: 1118 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 135/326 26/32 ERK-PT-010000-CTLFireability-05 6378928 m, 60918 m/sec, 15909275 t fired, .

Time elapsed: 1123 secs. Pages in use: 82
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 140/326 27/32 ERK-PT-010000-CTLFireability-05 6590472 m, 42308 m/sec, 16437928 t fired, .

Time elapsed: 1128 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 145/326 28/32 ERK-PT-010000-CTLFireability-05 6848172 m, 51540 m/sec, 17081453 t fired, .

Time elapsed: 1133 secs. Pages in use: 85
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 150/326 29/32 ERK-PT-010000-CTLFireability-05 7067386 m, 43842 m/sec, 17629994 t fired, .

Time elapsed: 1138 secs. Pages in use: 86
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 155/326 30/32 ERK-PT-010000-CTLFireability-05 7319059 m, 50334 m/sec, 18259066 t fired, .

Time elapsed: 1143 secs. Pages in use: 88
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 160/326 31/32 ERK-PT-010000-CTLFireability-05 7516831 m, 39554 m/sec, 18752558 t fired, .

Time elapsed: 1148 secs. Pages in use: 89
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 165/326 31/32 ERK-PT-010000-CTLFireability-05 7736126 m, 43859 m/sec, 19301175 t fired, .

Time elapsed: 1153 secs. Pages in use: 90
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 170/326 32/32 ERK-PT-010000-CTLFireability-05 7939444 m, 40663 m/sec, 19809155 t fired, .

Time elapsed: 1158 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for ERK-PT-010000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1163 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 ERK-PT-010000-CTLFireability-04
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/348 2/32 ERK-PT-010000-CTLFireability-04 285256 m, 57051 m/sec, 681328 t fired, .

Time elapsed: 1168 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/348 3/32 ERK-PT-010000-CTLFireability-04 529768 m, 48902 m/sec, 1291939 t fired, .

Time elapsed: 1173 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/348 4/32 ERK-PT-010000-CTLFireability-04 762935 m, 46633 m/sec, 1874380 t fired, .

Time elapsed: 1178 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/348 4/32 ERK-PT-010000-CTLFireability-04 997969 m, 47006 m/sec, 2461542 t fired, .

Time elapsed: 1183 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/348 5/32 ERK-PT-010000-CTLFireability-04 1217483 m, 43902 m/sec, 3010173 t fired, .

Time elapsed: 1188 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/348 6/32 ERK-PT-010000-CTLFireability-04 1457475 m, 47998 m/sec, 3609558 t fired, .

Time elapsed: 1193 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/348 7/32 ERK-PT-010000-CTLFireability-04 1689189 m, 46342 m/sec, 4188492 t fired, .

Time elapsed: 1198 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/348 8/32 ERK-PT-010000-CTLFireability-04 1927365 m, 47635 m/sec, 4783652 t fired, .

Time elapsed: 1203 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/348 9/32 ERK-PT-010000-CTLFireability-04 2198038 m, 54134 m/sec, 5460202 t fired, .

Time elapsed: 1208 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/348 10/32 ERK-PT-010000-CTLFireability-04 2416335 m, 43659 m/sec, 6005411 t fired, .

Time elapsed: 1213 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/348 11/32 ERK-PT-010000-CTLFireability-04 2664338 m, 49600 m/sec, 6625354 t fired, .

Time elapsed: 1218 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/348 12/32 ERK-PT-010000-CTLFireability-04 2950553 m, 57243 m/sec, 7340591 t fired, .

Time elapsed: 1223 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/348 13/32 ERK-PT-010000-CTLFireability-04 3167390 m, 43367 m/sec, 7882392 t fired, .

Time elapsed: 1228 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/348 14/32 ERK-PT-010000-CTLFireability-04 3411967 m, 48915 m/sec, 8493973 t fired, .

Time elapsed: 1233 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/348 15/32 ERK-PT-010000-CTLFireability-04 3626703 m, 42947 m/sec, 9030330 t fired, .

Time elapsed: 1238 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/348 16/32 ERK-PT-010000-CTLFireability-04 3828608 m, 40381 m/sec, 9535540 t fired, .

Time elapsed: 1243 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/348 17/32 ERK-PT-010000-CTLFireability-04 4021406 m, 38559 m/sec, 10017188 t fired, .

Time elapsed: 1248 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/348 17/32 ERK-PT-010000-CTLFireability-04 4223421 m, 40403 m/sec, 10521806 t fired, .

Time elapsed: 1253 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/348 18/32 ERK-PT-010000-CTLFireability-04 4442264 m, 43768 m/sec, 11068476 t fired, .

Time elapsed: 1258 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/348 19/32 ERK-PT-010000-CTLFireability-04 4660893 m, 43725 m/sec, 11615251 t fired, .

Time elapsed: 1263 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/348 20/32 ERK-PT-010000-CTLFireability-04 4876711 m, 43163 m/sec, 12154519 t fired, .

Time elapsed: 1268 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/348 21/32 ERK-PT-010000-CTLFireability-04 5078470 m, 40351 m/sec, 12658506 t fired, .

Time elapsed: 1273 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/348 22/32 ERK-PT-010000-CTLFireability-04 5297153 m, 43736 m/sec, 13205285 t fired, .

Time elapsed: 1278 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/348 23/32 ERK-PT-010000-CTLFireability-04 5501896 m, 40948 m/sec, 13717323 t fired, .

Time elapsed: 1283 secs. Pages in use: 92
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/348 23/32 ERK-PT-010000-CTLFireability-04 5698548 m, 39330 m/sec, 14208104 t fired, .

Time elapsed: 1288 secs. Pages in use: 92
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/348 24/32 ERK-PT-010000-CTLFireability-04 5902155 m, 40721 m/sec, 14717633 t fired, .

Time elapsed: 1293 secs. Pages in use: 94
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 135/348 25/32 ERK-PT-010000-CTLFireability-04 6100696 m, 39708 m/sec, 15213344 t fired, .

Time elapsed: 1298 secs. Pages in use: 95
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 140/348 26/32 ERK-PT-010000-CTLFireability-04 6307256 m, 41312 m/sec, 15730439 t fired, .

Time elapsed: 1303 secs. Pages in use: 97
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 145/348 27/32 ERK-PT-010000-CTLFireability-04 6515785 m, 41705 m/sec, 16251353 t fired, .

Time elapsed: 1308 secs. Pages in use: 98
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 150/348 27/32 ERK-PT-010000-CTLFireability-04 6732442 m, 43331 m/sec, 16792461 t fired, .

Time elapsed: 1313 secs. Pages in use: 98
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 155/348 28/32 ERK-PT-010000-CTLFireability-04 6928092 m, 39130 m/sec, 17281855 t fired, .

Time elapsed: 1318 secs. Pages in use: 100
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 160/348 29/32 ERK-PT-010000-CTLFireability-04 7128637 m, 40109 m/sec, 17782772 t fired, .

Time elapsed: 1323 secs. Pages in use: 101
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 166/348 30/32 ERK-PT-010000-CTLFireability-04 7332798 m, 40832 m/sec, 18293091 t fired, .

Time elapsed: 1329 secs. Pages in use: 103
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 171/348 31/32 ERK-PT-010000-CTLFireability-04 7561410 m, 45722 m/sec, 18864330 t fired, .

Time elapsed: 1334 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 176/348 32/32 ERK-PT-010000-CTLFireability-04 7759676 m, 39653 m/sec, 19359500 t fired, .

Time elapsed: 1339 secs. Pages in use: 105
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 181/348 32/32 ERK-PT-010000-CTLFireability-04 7967701 m, 41605 m/sec, 19879826 t fired, .

Time elapsed: 1344 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for ERK-PT-010000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1349 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ERK-PT-010000-CTLFireability-03
lola: time limit : 375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/375 2/32 ERK-PT-010000-CTLFireability-03 272829 m, 54565 m/sec, 650407 t fired, .

Time elapsed: 1354 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/375 3/32 ERK-PT-010000-CTLFireability-03 595584 m, 64551 m/sec, 1456558 t fired, .

Time elapsed: 1359 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/375 4/32 ERK-PT-010000-CTLFireability-03 866585 m, 54200 m/sec, 2133307 t fired, .

Time elapsed: 1364 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/375 5/32 ERK-PT-010000-CTLFireability-03 1135429 m, 53768 m/sec, 2804993 t fired, .

Time elapsed: 1369 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/375 6/32 ERK-PT-010000-CTLFireability-03 1383812 m, 49676 m/sec, 3425652 t fired, .

Time elapsed: 1374 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/375 7/32 ERK-PT-010000-CTLFireability-03 1723265 m, 67890 m/sec, 4273687 t fired, .

Time elapsed: 1379 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/375 8/32 ERK-PT-010000-CTLFireability-03 1978117 m, 50970 m/sec, 4910826 t fired, .

Time elapsed: 1384 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/375 10/32 ERK-PT-010000-CTLFireability-03 2264987 m, 57374 m/sec, 5627685 t fired, .

Time elapsed: 1389 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/375 11/32 ERK-PT-010000-CTLFireability-03 2538814 m, 54765 m/sec, 6311574 t fired, .

Time elapsed: 1394 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/375 12/32 ERK-PT-010000-CTLFireability-03 2802247 m, 52686 m/sec, 6969773 t fired, .

Time elapsed: 1399 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/375 13/32 ERK-PT-010000-CTLFireability-03 3046225 m, 48795 m/sec, 7580164 t fired, .

Time elapsed: 1404 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/375 14/32 ERK-PT-010000-CTLFireability-03 3298352 m, 50425 m/sec, 8210232 t fired, .

Time elapsed: 1409 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/375 15/32 ERK-PT-010000-CTLFireability-03 3584116 m, 57152 m/sec, 8923902 t fired, .

Time elapsed: 1414 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/375 16/32 ERK-PT-010000-CTLFireability-03 3873463 m, 57869 m/sec, 9646803 t fired, .

Time elapsed: 1419 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/375 17/32 ERK-PT-010000-CTLFireability-03 4122326 m, 49772 m/sec, 10269549 t fired, .

Time elapsed: 1424 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/375 18/32 ERK-PT-010000-CTLFireability-03 4378551 m, 51245 m/sec, 10909671 t fired, .

Time elapsed: 1429 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/375 19/32 ERK-PT-010000-CTLFireability-03 4619427 m, 48175 m/sec, 11511864 t fired, .

Time elapsed: 1434 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/375 20/32 ERK-PT-010000-CTLFireability-03 4859230 m, 47960 m/sec, 12110766 t fired, .

Time elapsed: 1439 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/375 21/32 ERK-PT-010000-CTLFireability-03 5133551 m, 54864 m/sec, 12796649 t fired, .

Time elapsed: 1444 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/375 22/32 ERK-PT-010000-CTLFireability-03 5412951 m, 55880 m/sec, 13494855 t fired, .

Time elapsed: 1449 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/375 23/32 ERK-PT-010000-CTLFireability-03 5646819 m, 46773 m/sec, 14078933 t fired, .

Time elapsed: 1454 secs. Pages in use: 106
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/375 24/32 ERK-PT-010000-CTLFireability-03 5919249 m, 54486 m/sec, 14760022 t fired, .

Time elapsed: 1459 secs. Pages in use: 107
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/375 25/32 ERK-PT-010000-CTLFireability-03 6164387 m, 49027 m/sec, 15372824 t fired, .

Time elapsed: 1464 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 120/375 26/32 ERK-PT-010000-CTLFireability-03 6431956 m, 53513 m/sec, 16041465 t fired, .

Time elapsed: 1469 secs. Pages in use: 110
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 125/375 27/32 ERK-PT-010000-CTLFireability-03 6674351 m, 48479 m/sec, 16647876 t fired, .

Time elapsed: 1474 secs. Pages in use: 111
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 130/375 28/32 ERK-PT-010000-CTLFireability-03 6907496 m, 46629 m/sec, 17230588 t fired, .

Time elapsed: 1479 secs. Pages in use: 113
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 135/375 29/32 ERK-PT-010000-CTLFireability-03 7190160 m, 56532 m/sec, 17936793 t fired, .

Time elapsed: 1484 secs. Pages in use: 114
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 140/375 30/32 ERK-PT-010000-CTLFireability-03 7442029 m, 50373 m/sec, 18566435 t fired, .

Time elapsed: 1489 secs. Pages in use: 115
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 145/375 32/32 ERK-PT-010000-CTLFireability-03 7738838 m, 59361 m/sec, 19308121 t fired, .

Time elapsed: 1494 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ERK-PT-010000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1499 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ERK-PT-010000-CTLFireability-02
lola: time limit : 420 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/420 2/32 ERK-PT-010000-CTLFireability-02 304351 m, 60870 m/sec, 729113 t fired, .

Time elapsed: 1504 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/420 3/32 ERK-PT-010000-CTLFireability-02 567513 m, 52632 m/sec, 1386240 t fired, .

Time elapsed: 1509 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/420 4/32 ERK-PT-010000-CTLFireability-02 854552 m, 57407 m/sec, 2103607 t fired, .

Time elapsed: 1514 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/420 5/32 ERK-PT-010000-CTLFireability-02 1113805 m, 51850 m/sec, 2751011 t fired, .

Time elapsed: 1519 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/420 6/32 ERK-PT-010000-CTLFireability-02 1397594 m, 56757 m/sec, 3460220 t fired, .

Time elapsed: 1524 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/420 7/32 ERK-PT-010000-CTLFireability-02 1716684 m, 63818 m/sec, 4257715 t fired, .

Time elapsed: 1529 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/420 9/32 ERK-PT-010000-CTLFireability-02 2036024 m, 63868 m/sec, 5055281 t fired, .

Time elapsed: 1534 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/420 10/32 ERK-PT-010000-CTLFireability-02 2361630 m, 65121 m/sec, 5869054 t fired, .

Time elapsed: 1539 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/420 11/32 ERK-PT-010000-CTLFireability-02 2654744 m, 58622 m/sec, 6601456 t fired, .

Time elapsed: 1544 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/420 12/32 ERK-PT-010000-CTLFireability-02 2956939 m, 60439 m/sec, 7356781 t fired, .

Time elapsed: 1549 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/420 13/32 ERK-PT-010000-CTLFireability-02 3194923 m, 47596 m/sec, 7951374 t fired, .

Time elapsed: 1554 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/420 14/32 ERK-PT-010000-CTLFireability-02 3440895 m, 49194 m/sec, 8566568 t fired, .

Time elapsed: 1559 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/420 15/32 ERK-PT-010000-CTLFireability-02 3715228 m, 54866 m/sec, 9251883 t fired, .

Time elapsed: 1564 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/420 16/32 ERK-PT-010000-CTLFireability-02 3969168 m, 50788 m/sec, 9886433 t fired, .

Time elapsed: 1569 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/420 17/32 ERK-PT-010000-CTLFireability-02 4223185 m, 50803 m/sec, 10521098 t fired, .

Time elapsed: 1574 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/420 18/32 ERK-PT-010000-CTLFireability-02 4480595 m, 51482 m/sec, 11164090 t fired, .

Time elapsed: 1579 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/420 19/32 ERK-PT-010000-CTLFireability-02 4742194 m, 52319 m/sec, 11817980 t fired, .

Time elapsed: 1584 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/420 21/32 ERK-PT-010000-CTLFireability-02 5048480 m, 61257 m/sec, 12584280 t fired, .

Time elapsed: 1589 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/420 22/32 ERK-PT-010000-CTLFireability-02 5315618 m, 53427 m/sec, 13251468 t fired, .

Time elapsed: 1594 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/420 23/32 ERK-PT-010000-CTLFireability-02 5581315 m, 53139 m/sec, 13915578 t fired, .

Time elapsed: 1599 secs. Pages in use: 118
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 106/420 24/32 ERK-PT-010000-CTLFireability-02 5815568 m, 46850 m/sec, 14501423 t fired, .

Time elapsed: 1605 secs. Pages in use: 119
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 111/420 25/32 ERK-PT-010000-CTLFireability-02 6079240 m, 52734 m/sec, 15160588 t fired, .

Time elapsed: 1610 secs. Pages in use: 120
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 116/420 26/32 ERK-PT-010000-CTLFireability-02 6306586 m, 45469 m/sec, 15728428 t fired, .

Time elapsed: 1615 secs. Pages in use: 122
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 121/420 27/32 ERK-PT-010000-CTLFireability-02 6540184 m, 46719 m/sec, 16312681 t fired, .

Time elapsed: 1620 secs. Pages in use: 123
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 126/420 28/32 ERK-PT-010000-CTLFireability-02 6812221 m, 54407 m/sec, 16991894 t fired, .

Time elapsed: 1625 secs. Pages in use: 124
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 131/420 29/32 ERK-PT-010000-CTLFireability-02 7057565 m, 49068 m/sec, 17605051 t fired, .

Time elapsed: 1630 secs. Pages in use: 126
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 136/420 30/32 ERK-PT-010000-CTLFireability-02 7297790 m, 48045 m/sec, 18205741 t fired, .

Time elapsed: 1635 secs. Pages in use: 127
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 141/420 31/32 ERK-PT-010000-CTLFireability-02 7524809 m, 45403 m/sec, 18773747 t fired, .

Time elapsed: 1640 secs. Pages in use: 129
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 146/420 32/32 ERK-PT-010000-CTLFireability-02 7778239 m, 50686 m/sec, 19406826 t fired, .

Time elapsed: 1645 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ERK-PT-010000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ERK-PT-010000-CTLFireability-01
lola: time limit : 487 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/487 1/32 ERK-PT-010000-CTLFireability-01 146126 m, 29225 m/sec, 480194 t fired, .

Time elapsed: 1655 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/487 2/32 ERK-PT-010000-CTLFireability-01 283563 m, 27487 m/sec, 960816 t fired, .

Time elapsed: 1660 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/487 2/32 ERK-PT-010000-CTLFireability-01 440328 m, 31353 m/sec, 1509036 t fired, .

Time elapsed: 1665 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/487 3/32 ERK-PT-010000-CTLFireability-01 583035 m, 28541 m/sec, 2008209 t fired, .

Time elapsed: 1670 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/487 3/32 ERK-PT-010000-CTLFireability-01 718849 m, 27162 m/sec, 2483078 t fired, .

Time elapsed: 1675 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/487 4/32 ERK-PT-010000-CTLFireability-01 849787 m, 26187 m/sec, 2941140 t fired, .

Time elapsed: 1680 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/487 4/32 ERK-PT-010000-CTLFireability-01 977095 m, 25461 m/sec, 3386659 t fired, .

Time elapsed: 1685 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/487 5/32 ERK-PT-010000-CTLFireability-01 1124208 m, 29422 m/sec, 3901254 t fired, .

Time elapsed: 1690 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/487 6/32 ERK-PT-010000-CTLFireability-01 1274048 m, 29968 m/sec, 4425432 t fired, .

Time elapsed: 1695 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/487 6/32 ERK-PT-010000-CTLFireability-01 1410829 m, 27356 m/sec, 4904113 t fired, .

Time elapsed: 1700 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/487 7/32 ERK-PT-010000-CTLFireability-01 1580511 m, 33936 m/sec, 5497616 t fired, .

Time elapsed: 1705 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/487 7/32 ERK-PT-010000-CTLFireability-01 1723386 m, 28575 m/sec, 5997408 t fired, .

Time elapsed: 1710 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/487 8/32 ERK-PT-010000-CTLFireability-01 1858802 m, 27083 m/sec, 6471038 t fired, .

Time elapsed: 1715 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/487 8/32 ERK-PT-010000-CTLFireability-01 1986732 m, 25586 m/sec, 6919163 t fired, .

Time elapsed: 1720 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/487 9/32 ERK-PT-010000-CTLFireability-01 2120514 m, 26756 m/sec, 7387131 t fired, .

Time elapsed: 1725 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/487 10/32 ERK-PT-010000-CTLFireability-01 2258247 m, 27546 m/sec, 7868688 t fired, .

Time elapsed: 1730 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/487 10/32 ERK-PT-010000-CTLFireability-01 2378685 m, 24087 m/sec, 8290334 t fired, .

Time elapsed: 1735 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/487 11/32 ERK-PT-010000-CTLFireability-01 2504632 m, 25189 m/sec, 8731069 t fired, .

Time elapsed: 1740 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/487 11/32 ERK-PT-010000-CTLFireability-01 2628345 m, 24742 m/sec, 9163561 t fired, .

Time elapsed: 1745 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/487 12/32 ERK-PT-010000-CTLFireability-01 2762874 m, 26905 m/sec, 9634477 t fired, .

Time elapsed: 1750 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/487 12/32 ERK-PT-010000-CTLFireability-01 2892450 m, 25915 m/sec, 10087937 t fired, .

Time elapsed: 1755 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/487 13/32 ERK-PT-010000-CTLFireability-01 3008091 m, 23128 m/sec, 10492950 t fired, .

Time elapsed: 1760 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/487 13/32 ERK-PT-010000-CTLFireability-01 3127511 m, 23884 m/sec, 10910454 t fired, .

Time elapsed: 1765 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/487 14/32 ERK-PT-010000-CTLFireability-01 3248854 m, 24268 m/sec, 11334884 t fired, .

Time elapsed: 1770 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/487 14/32 ERK-PT-010000-CTLFireability-01 3376895 m, 25608 m/sec, 11783002 t fired, .

Time elapsed: 1775 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/487 15/32 ERK-PT-010000-CTLFireability-01 3543864 m, 33393 m/sec, 12367266 t fired, .

Time elapsed: 1780 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/487 15/32 ERK-PT-010000-CTLFireability-01 3668077 m, 24842 m/sec, 12801603 t fired, .

Time elapsed: 1785 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 140/487 16/32 ERK-PT-010000-CTLFireability-01 3797166 m, 25817 m/sec, 13254184 t fired, .

Time elapsed: 1790 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 145/487 16/32 ERK-PT-010000-CTLFireability-01 3929684 m, 26503 m/sec, 13717495 t fired, .

Time elapsed: 1795 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 150/487 17/32 ERK-PT-010000-CTLFireability-01 4048467 m, 23756 m/sec, 14132764 t fired, .

Time elapsed: 1800 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 155/487 17/32 ERK-PT-010000-CTLFireability-01 4175974 m, 25501 m/sec, 14579555 t fired, .

Time elapsed: 1805 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 160/487 18/32 ERK-PT-010000-CTLFireability-01 4289619 m, 22729 m/sec, 14977011 t fired, .

Time elapsed: 1810 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 165/487 18/32 ERK-PT-010000-CTLFireability-01 4402781 m, 22632 m/sec, 15373418 t fired, .

Time elapsed: 1815 secs. Pages in use: 130
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 170/487 19/32 ERK-PT-010000-CTLFireability-01 4525966 m, 24637 m/sec, 15804039 t fired, .

Time elapsed: 1820 secs. Pages in use: 131
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 175/487 19/32 ERK-PT-010000-CTLFireability-01 4653067 m, 25420 m/sec, 16249128 t fired, .

Time elapsed: 1825 secs. Pages in use: 132
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 180/487 20/32 ERK-PT-010000-CTLFireability-01 4773546 m, 24095 m/sec, 16670298 t fired, .

Time elapsed: 1830 secs. Pages in use: 133
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 185/487 20/32 ERK-PT-010000-CTLFireability-01 4896537 m, 24598 m/sec, 17100732 t fired, .

Time elapsed: 1835 secs. Pages in use: 133
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 190/487 21/32 ERK-PT-010000-CTLFireability-01 5011791 m, 23050 m/sec, 17503913 t fired, .

Time elapsed: 1840 secs. Pages in use: 135
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 195/487 21/32 ERK-PT-010000-CTLFireability-01 5136363 m, 24914 m/sec, 17939503 t fired, .

Time elapsed: 1845 secs. Pages in use: 135
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 200/487 22/32 ERK-PT-010000-CTLFireability-01 5259151 m, 24557 m/sec, 18369210 t fired, .

Time elapsed: 1850 secs. Pages in use: 137
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 205/487 22/32 ERK-PT-010000-CTLFireability-01 5376255 m, 23420 m/sec, 18779570 t fired, .

Time elapsed: 1855 secs. Pages in use: 137
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 210/487 23/32 ERK-PT-010000-CTLFireability-01 5501077 m, 24964 m/sec, 19215918 t fired, .

Time elapsed: 1860 secs. Pages in use: 138
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 215/487 23/32 ERK-PT-010000-CTLFireability-01 5635558 m, 26896 m/sec, 19686836 t fired, .

Time elapsed: 1865 secs. Pages in use: 139
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 220/487 24/32 ERK-PT-010000-CTLFireability-01 5748741 m, 22636 m/sec, 20083310 t fired, .

Time elapsed: 1870 secs. Pages in use: 140
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 225/487 24/32 ERK-PT-010000-CTLFireability-01 5870956 m, 24443 m/sec, 20510191 t fired, .

Time elapsed: 1875 secs. Pages in use: 141
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 230/487 25/32 ERK-PT-010000-CTLFireability-01 6004554 m, 26719 m/sec, 20978141 t fired, .

Time elapsed: 1880 secs. Pages in use: 142
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 235/487 25/32 ERK-PT-010000-CTLFireability-01 6118151 m, 22719 m/sec, 21375926 t fired, .

Time elapsed: 1885 secs. Pages in use: 143
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 240/487 26/32 ERK-PT-010000-CTLFireability-01 6249785 m, 26326 m/sec, 21835635 t fired, .

Time elapsed: 1890 secs. Pages in use: 144
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 245/487 26/32 ERK-PT-010000-CTLFireability-01 6375866 m, 25216 m/sec, 22276864 t fired, .

Time elapsed: 1895 secs. Pages in use: 144
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 250/487 27/32 ERK-PT-010000-CTLFireability-01 6507790 m, 26384 m/sec, 22738586 t fired, .

Time elapsed: 1900 secs. Pages in use: 146
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 255/487 27/32 ERK-PT-010000-CTLFireability-01 6619254 m, 22292 m/sec, 23128658 t fired, .

Time elapsed: 1905 secs. Pages in use: 146
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 260/487 27/32 ERK-PT-010000-CTLFireability-01 6736295 m, 23408 m/sec, 23539052 t fired, .

Time elapsed: 1910 secs. Pages in use: 147
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 265/487 28/32 ERK-PT-010000-CTLFireability-01 6849327 m, 22606 m/sec, 23934222 t fired, .

Time elapsed: 1915 secs. Pages in use: 148
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 270/487 29/32 ERK-PT-010000-CTLFireability-01 6991452 m, 28425 m/sec, 24431712 t fired, .

Time elapsed: 1920 secs. Pages in use: 149
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 275/487 29/32 ERK-PT-010000-CTLFireability-01 7100196 m, 21748 m/sec, 24811742 t fired, .

Time elapsed: 1925 secs. Pages in use: 150
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 280/487 29/32 ERK-PT-010000-CTLFireability-01 7219415 m, 23843 m/sec, 25228972 t fired, .

Time elapsed: 1930 secs. Pages in use: 150
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 285/487 30/32 ERK-PT-010000-CTLFireability-01 7327192 m, 21555 m/sec, 25606148 t fired, .

Time elapsed: 1935 secs. Pages in use: 152
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 290/487 30/32 ERK-PT-010000-CTLFireability-01 7475241 m, 29609 m/sec, 26124905 t fired, .

Time elapsed: 1940 secs. Pages in use: 152
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 295/487 31/32 ERK-PT-010000-CTLFireability-01 7587998 m, 22551 m/sec, 26518375 t fired, .

Time elapsed: 1945 secs. Pages in use: 153
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 300/487 31/32 ERK-PT-010000-CTLFireability-01 7700475 m, 22495 m/sec, 26912925 t fired, .

Time elapsed: 1950 secs. Pages in use: 154
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 305/487 32/32 ERK-PT-010000-CTLFireability-01 7811800 m, 22265 m/sec, 27302535 t fired, .

Time elapsed: 1955 secs. Pages in use: 155
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 310/487 32/32 ERK-PT-010000-CTLFireability-01 7933284 m, 24296 m/sec, 27726750 t fired, .

Time elapsed: 1960 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ERK-PT-010000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 ERK-PT-010000-CTLFireability-00
lola: time limit : 545 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/545 1/32 ERK-PT-010000-CTLFireability-00 230433 m, 46086 m/sec, 564610 t fired, .

Time elapsed: 1970 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/545 2/32 ERK-PT-010000-CTLFireability-00 477320 m, 49377 m/sec, 1181081 t fired, .

Time elapsed: 1975 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/545 3/32 ERK-PT-010000-CTLFireability-00 730124 m, 50560 m/sec, 1812633 t fired, .

Time elapsed: 1980 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/545 4/32 ERK-PT-010000-CTLFireability-00 963945 m, 46764 m/sec, 2396891 t fired, .

Time elapsed: 1985 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/545 5/32 ERK-PT-010000-CTLFireability-00 1204786 m, 48168 m/sec, 2998655 t fired, .

Time elapsed: 1990 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/545 7/32 ERK-PT-010000-CTLFireability-00 1525349 m, 64112 m/sec, 3799180 t fired, .

Time elapsed: 1995 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/545 8/32 ERK-PT-010000-CTLFireability-00 1750554 m, 45041 m/sec, 4362423 t fired, .

Time elapsed: 2000 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/545 8/32 ERK-PT-010000-CTLFireability-00 1963404 m, 42570 m/sec, 4893691 t fired, .

Time elapsed: 2005 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/545 9/32 ERK-PT-010000-CTLFireability-00 2203384 m, 47996 m/sec, 5493847 t fired, .

Time elapsed: 2010 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/545 10/32 ERK-PT-010000-CTLFireability-00 2418436 m, 43010 m/sec, 6031163 t fired, .

Time elapsed: 2015 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/545 11/32 ERK-PT-010000-CTLFireability-00 2646012 m, 45515 m/sec, 6600141 t fired, .

Time elapsed: 2020 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/545 12/32 ERK-PT-010000-CTLFireability-00 2891786 m, 49154 m/sec, 7214163 t fired, .

Time elapsed: 2025 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/545 13/32 ERK-PT-010000-CTLFireability-00 3173567 m, 56356 m/sec, 7918018 t fired, .

Time elapsed: 2030 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/545 14/32 ERK-PT-010000-CTLFireability-00 3402401 m, 45766 m/sec, 8489781 t fired, .

Time elapsed: 2035 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/545 15/32 ERK-PT-010000-CTLFireability-00 3638824 m, 47284 m/sec, 9080988 t fired, .

Time elapsed: 2040 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/545 16/32 ERK-PT-010000-CTLFireability-00 3860986 m, 44432 m/sec, 9635922 t fired, .

Time elapsed: 2045 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/545 17/32 ERK-PT-010000-CTLFireability-00 4081483 m, 44099 m/sec, 10187262 t fired, .

Time elapsed: 2050 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/545 18/32 ERK-PT-010000-CTLFireability-00 4375579 m, 58819 m/sec, 10921650 t fired, .

Time elapsed: 2055 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/545 19/32 ERK-PT-010000-CTLFireability-00 4637526 m, 52389 m/sec, 11576643 t fired, .

Time elapsed: 2060 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/545 20/32 ERK-PT-010000-CTLFireability-00 4834235 m, 39341 m/sec, 12068186 t fired, .

Time elapsed: 2065 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/545 21/32 ERK-PT-010000-CTLFireability-00 5039819 m, 41116 m/sec, 12582792 t fired, .

Time elapsed: 2070 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/545 21/32 ERK-PT-010000-CTLFireability-00 5240136 m, 40063 m/sec, 13082897 t fired, .

Time elapsed: 2075 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/545 22/32 ERK-PT-010000-CTLFireability-00 5444454 m, 40863 m/sec, 13593065 t fired, .

Time elapsed: 2080 secs. Pages in use: 156
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/545 23/32 ERK-PT-010000-CTLFireability-00 5663498 m, 43808 m/sec, 14141380 t fired, .

Time elapsed: 2085 secs. Pages in use: 157
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/545 24/32 ERK-PT-010000-CTLFireability-00 5873361 m, 41972 m/sec, 14665811 t fired, .

Time elapsed: 2090 secs. Pages in use: 158
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/545 25/32 ERK-PT-010000-CTLFireability-00 6076561 m, 40640 m/sec, 15172786 t fired, .

Time elapsed: 2095 secs. Pages in use: 160
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/545 26/32 ERK-PT-010000-CTLFireability-00 6318269 m, 48341 m/sec, 15777815 t fired, .

Time elapsed: 2100 secs. Pages in use: 161
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/545 27/32 ERK-PT-010000-CTLFireability-00 6526236 m, 41593 m/sec, 16297354 t fired, .

Time elapsed: 2105 secs. Pages in use: 163
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/545 28/32 ERK-PT-010000-CTLFireability-00 6740249 m, 42802 m/sec, 16832421 t fired, .

Time elapsed: 2110 secs. Pages in use: 164
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/545 28/32 ERK-PT-010000-CTLFireability-00 6929769 m, 37904 m/sec, 17306167 t fired, .

Time elapsed: 2115 secs. Pages in use: 164
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/545 29/32 ERK-PT-010000-CTLFireability-00 7129034 m, 39853 m/sec, 17803969 t fired, .

Time elapsed: 2120 secs. Pages in use: 166
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/545 30/32 ERK-PT-010000-CTLFireability-00 7330042 m, 40201 m/sec, 18306438 t fired, .

Time elapsed: 2125 secs. Pages in use: 167
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/545 31/32 ERK-PT-010000-CTLFireability-00 7523195 m, 38630 m/sec, 18788916 t fired, .

Time elapsed: 2130 secs. Pages in use: 169
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/545 31/32 ERK-PT-010000-CTLFireability-00 7729768 m, 41314 m/sec, 19305693 t fired, .

Time elapsed: 2135 secs. Pages in use: 169
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/545 32/32 ERK-PT-010000-CTLFireability-00 7972087 m, 48463 m/sec, 19910515 t fired, .

Time elapsed: 2140 secs. Pages in use: 170
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ERK-PT-010000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-010000-CTLFireability-07: EF false state equation
ERK-PT-010000-CTLFireability-14: EF true findpath
ERK-PT-010000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-010000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ERK-PT-010000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r080-tall-162048871100586"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-010000.tgz
mv ERK-PT-010000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;