About the Execution of LoLA for DLCshifumi-PT-5a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16214.283 | 376207.00 | 405202.00 | 1049.40 | FF???T??F????T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393300501.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCshifumi-PT-5a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393300501
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.2M
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 118K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 94K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 23 09:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 09:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 16:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 16:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 3.9M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-00
FORMULA_NAME DLCshifumi-PT-5a-01
FORMULA_NAME DLCshifumi-PT-5a-02
FORMULA_NAME DLCshifumi-PT-5a-03
FORMULA_NAME DLCshifumi-PT-5a-04
FORMULA_NAME DLCshifumi-PT-5a-05
FORMULA_NAME DLCshifumi-PT-5a-06
FORMULA_NAME DLCshifumi-PT-5a-07
FORMULA_NAME DLCshifumi-PT-5a-08
FORMULA_NAME DLCshifumi-PT-5a-09
FORMULA_NAME DLCshifumi-PT-5a-10
FORMULA_NAME DLCshifumi-PT-5a-11
FORMULA_NAME DLCshifumi-PT-5a-12
FORMULA_NAME DLCshifumi-PT-5a-13
FORMULA_NAME DLCshifumi-PT-5a-14
FORMULA_NAME DLCshifumi-PT-5a-15
=== Now, execution of the tool begins
BK_START 1620463365017
starting LoLA
BK_INPUT DLCshifumi-PT-5a
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLFireability
FORMULA DLCshifumi-PT-5a-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620463741224
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 56 (type SKEL/SRCH) for 47 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for DLCshifumi-PT-5a-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-01: CONJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-08: AG 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for DLCshifumi-PT-5a-13 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type EXCL) for 32 DLCshifumi-PT-5a-08
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 58 (type FNDP) for 32 DLCshifumi-PT-5a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 32 DLCshifumi-PT-5a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 32 DLCshifumi-PT-5a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type EXCL) for DLCshifumi-PT-5a-08
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for DLCshifumi-PT-5a-08 (obsolete)
lola: CANCELED task # 59 (type EQUN) for DLCshifumi-PT-5a-08 (obsolete)
lola: CANCELED task # 61 (type SRCH) for DLCshifumi-PT-5a-08 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLFireability-59.sara.
lola: FINISHED task # 58 (type FNDP) for DLCshifumi-PT-5a-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 59 (type EQUN) for DLCshifumi-PT-5a-08
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-01: CONJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-01: CONJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-01: CONJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 3 DLCshifumi-PT-5a-01
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for DLCshifumi-PT-5a-01
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 DLCshifumi-PT-5a-05
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DLCshifumi-PT-5a-05
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 DLCshifumi-PT-5a-15
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCshifumi-PT-5a-15
lola: result : false
lola: markings : 7
lola: fired transitions : 548
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCshifumi-PT-5a-00
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCshifumi-PT-5a-00
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 DLCshifumi-PT-5a-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 2/357 1/32 DLCshifumi-PT-5a-07 19884 m, 3976 m/sec, 737324 t fired, .
Time elapsed: 26 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 7/357 1/32 DLCshifumi-PT-5a-07 63779 m, 8779 m/sec, 2339725 t fired, .
Time elapsed: 31 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 12/357 2/32 DLCshifumi-PT-5a-07 107287 m, 8701 m/sec, 3949237 t fired, .
Time elapsed: 36 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 17/357 2/32 DLCshifumi-PT-5a-07 151163 m, 8775 m/sec, 5576531 t fired, .
Time elapsed: 41 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 22/357 3/32 DLCshifumi-PT-5a-07 194864 m, 8740 m/sec, 7189759 t fired, .
Time elapsed: 46 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 27/357 3/32 DLCshifumi-PT-5a-07 237874 m, 8602 m/sec, 8786046 t fired, .
Time elapsed: 51 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 32/357 3/32 DLCshifumi-PT-5a-07 281435 m, 8712 m/sec, 10404886 t fired, .
Time elapsed: 56 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 37/357 4/32 DLCshifumi-PT-5a-07 324583 m, 8629 m/sec, 12019887 t fired, .
Time elapsed: 61 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 42/357 4/32 DLCshifumi-PT-5a-07 367932 m, 8669 m/sec, 13639300 t fired, .
Time elapsed: 66 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 47/357 5/32 DLCshifumi-PT-5a-07 411206 m, 8654 m/sec, 15254959 t fired, .
Time elapsed: 71 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 52/357 5/32 DLCshifumi-PT-5a-07 455036 m, 8766 m/sec, 16891270 t fired, .
Time elapsed: 76 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 57/357 6/32 DLCshifumi-PT-5a-07 498382 m, 8669 m/sec, 18514341 t fired, .
Time elapsed: 81 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 62/357 6/32 DLCshifumi-PT-5a-07 541432 m, 8610 m/sec, 20130808 t fired, .
Time elapsed: 86 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 67/357 6/32 DLCshifumi-PT-5a-07 584446 m, 8602 m/sec, 21747799 t fired, .
Time elapsed: 91 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 72/357 7/32 DLCshifumi-PT-5a-07 627546 m, 8620 m/sec, 23331315 t fired, .
Time elapsed: 96 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 77/357 7/32 DLCshifumi-PT-5a-07 670338 m, 8558 m/sec, 24911938 t fired, .
Time elapsed: 101 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 82/357 8/32 DLCshifumi-PT-5a-07 713976 m, 8727 m/sec, 26515364 t fired, .
Time elapsed: 106 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 87/357 8/32 DLCshifumi-PT-5a-07 756068 m, 8418 m/sec, 28079214 t fired, .
Time elapsed: 111 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 92/357 8/32 DLCshifumi-PT-5a-07 798934 m, 8573 m/sec, 29670466 t fired, .
Time elapsed: 116 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 98/357 9/32 DLCshifumi-PT-5a-07 841776 m, 8568 m/sec, 31259507 t fired, .
Time elapsed: 122 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 103/357 9/32 DLCshifumi-PT-5a-07 884993 m, 8643 m/sec, 32877177 t fired, .
Time elapsed: 127 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 108/357 10/32 DLCshifumi-PT-5a-07 928744 m, 8750 m/sec, 34506631 t fired, .
Time elapsed: 132 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 113/357 10/32 DLCshifumi-PT-5a-07 972381 m, 8727 m/sec, 36135862 t fired, .
Time elapsed: 137 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 118/357 11/32 DLCshifumi-PT-5a-07 1015334 m, 8590 m/sec, 37733924 t fired, .
Time elapsed: 142 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 123/357 11/32 DLCshifumi-PT-5a-07 1058644 m, 8662 m/sec, 39357887 t fired, .
Time elapsed: 147 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 128/357 11/32 DLCshifumi-PT-5a-07 1101662 m, 8603 m/sec, 40962948 t fired, .
Time elapsed: 152 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 133/357 12/32 DLCshifumi-PT-5a-07 1144763 m, 8620 m/sec, 42552282 t fired, .
Time elapsed: 157 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 138/357 12/32 DLCshifumi-PT-5a-07 1187848 m, 8617 m/sec, 44167249 t fired, .
Time elapsed: 162 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 143/357 13/32 DLCshifumi-PT-5a-07 1231500 m, 8730 m/sec, 45793518 t fired, .
Time elapsed: 167 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 148/357 13/32 DLCshifumi-PT-5a-07 1274256 m, 8551 m/sec, 47387501 t fired, .
Time elapsed: 172 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 153/357 14/32 DLCshifumi-PT-5a-07 1316774 m, 8503 m/sec, 48977091 t fired, .
Time elapsed: 177 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 158/357 14/32 DLCshifumi-PT-5a-07 1359396 m, 8524 m/sec, 50564145 t fired, .
Time elapsed: 182 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 163/357 14/32 DLCshifumi-PT-5a-07 1402032 m, 8527 m/sec, 52155707 t fired, .
Time elapsed: 187 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 168/357 15/32 DLCshifumi-PT-5a-07 1445182 m, 8630 m/sec, 53773230 t fired, .
Time elapsed: 192 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 173/357 15/32 DLCshifumi-PT-5a-07 1487971 m, 8557 m/sec, 55383718 t fired, .
Time elapsed: 197 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 178/357 16/32 DLCshifumi-PT-5a-07 1531204 m, 8646 m/sec, 56988029 t fired, .
Time elapsed: 202 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 183/357 16/32 DLCshifumi-PT-5a-07 1573749 m, 8509 m/sec, 58583049 t fired, .
Time elapsed: 207 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 188/357 16/32 DLCshifumi-PT-5a-07 1616030 m, 8456 m/sec, 60189167 t fired, .
Time elapsed: 212 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 193/357 17/32 DLCshifumi-PT-5a-07 1658728 m, 8539 m/sec, 61785627 t fired, .
Time elapsed: 217 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 198/357 17/32 DLCshifumi-PT-5a-07 1701423 m, 8539 m/sec, 63385487 t fired, .
Time elapsed: 222 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 203/357 18/32 DLCshifumi-PT-5a-07 1743854 m, 8486 m/sec, 64983435 t fired, .
Time elapsed: 227 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 208/357 18/32 DLCshifumi-PT-5a-07 1786919 m, 8613 m/sec, 66600125 t fired, .
Time elapsed: 232 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 213/357 19/32 DLCshifumi-PT-5a-07 1830134 m, 8643 m/sec, 68217642 t fired, .
Time elapsed: 237 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 218/357 19/32 DLCshifumi-PT-5a-07 1872908 m, 8554 m/sec, 69833106 t fired, .
Time elapsed: 242 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 223/357 19/32 DLCshifumi-PT-5a-07 1915305 m, 8479 m/sec, 71428889 t fired, .
Time elapsed: 247 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 228/357 20/32 DLCshifumi-PT-5a-07 1957834 m, 8505 m/sec, 73020015 t fired, .
Time elapsed: 252 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 233/357 20/32 DLCshifumi-PT-5a-07 2000255 m, 8484 m/sec, 74599440 t fired, .
Time elapsed: 257 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 238/357 21/32 DLCshifumi-PT-5a-07 2042436 m, 8436 m/sec, 76179306 t fired, .
Time elapsed: 262 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 243/357 21/32 DLCshifumi-PT-5a-07 2085238 m, 8560 m/sec, 77765149 t fired, .
Time elapsed: 267 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 248/357 21/32 DLCshifumi-PT-5a-07 2128320 m, 8616 m/sec, 79355012 t fired, .
Time elapsed: 272 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 253/357 22/32 DLCshifumi-PT-5a-07 2170661 m, 8468 m/sec, 80942188 t fired, .
Time elapsed: 277 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 258/357 22/32 DLCshifumi-PT-5a-07 2213051 m, 8478 m/sec, 82529783 t fired, .
Time elapsed: 282 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 263/357 23/32 DLCshifumi-PT-5a-07 2256193 m, 8628 m/sec, 84137976 t fired, .
Time elapsed: 287 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 268/357 23/32 DLCshifumi-PT-5a-07 2299044 m, 8570 m/sec, 85753501 t fired, .
Time elapsed: 292 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 273/357 24/32 DLCshifumi-PT-5a-07 2341622 m, 8515 m/sec, 87362467 t fired, .
Time elapsed: 297 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 278/357 24/32 DLCshifumi-PT-5a-07 2384005 m, 8476 m/sec, 88951529 t fired, .
Time elapsed: 302 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 283/357 24/32 DLCshifumi-PT-5a-07 2426138 m, 8426 m/sec, 90536273 t fired, .
Time elapsed: 307 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 288/357 25/32 DLCshifumi-PT-5a-07 2468810 m, 8534 m/sec, 92143067 t fired, .
Time elapsed: 312 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 293/357 25/32 DLCshifumi-PT-5a-07 2510901 m, 8418 m/sec, 93736013 t fired, .
Time elapsed: 317 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 298/357 26/32 DLCshifumi-PT-5a-07 2553273 m, 8474 m/sec, 95324715 t fired, .
Time elapsed: 322 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 303/357 26/32 DLCshifumi-PT-5a-07 2595320 m, 8409 m/sec, 96909263 t fired, .
Time elapsed: 327 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 308/357 26/32 DLCshifumi-PT-5a-07 2637829 m, 8501 m/sec, 98504617 t fired, .
Time elapsed: 332 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 313/357 27/32 DLCshifumi-PT-5a-07 2680507 m, 8535 m/sec, 100110322 t fired, .
Time elapsed: 337 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 318/357 27/32 DLCshifumi-PT-5a-07 2722121 m, 8322 m/sec, 101684783 t fired, .
Time elapsed: 342 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 323/357 28/32 DLCshifumi-PT-5a-07 2764376 m, 8451 m/sec, 103263476 t fired, .
Time elapsed: 347 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 328/357 28/32 DLCshifumi-PT-5a-07 2806559 m, 8436 m/sec, 104845801 t fired, .
Time elapsed: 352 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 333/357 28/32 DLCshifumi-PT-5a-07 2848795 m, 8447 m/sec, 106440694 t fired, .
Time elapsed: 357 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 338/357 29/32 DLCshifumi-PT-5a-07 2891758 m, 8592 m/sec, 108043467 t fired, .
Time elapsed: 362 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-03: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-04: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 343/357 29/32 DLCshifumi-PT-5a-07 2934951 m, 8638 m/sec, 109645624 t fired, .
Time elapsed: 367 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: LTL false LTL model checker
DLCshifumi-PT-5a-01: CONJ false LTL model checker
DLCshifumi-PT-5a-05: LTL true LTL model checker
DLCshifumi-PT-5a-08: AG false state space
DLCshifumi-PT-5a-13: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02/home/mcc/BenchKit/BenchKit_head.sh: line 62: 413 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393300501"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;