Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393300500.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCshifumi-PT-5a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393300500
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.2M
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 118K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 94K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 23 09:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 09:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 16:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 16:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 3.9M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-00
FORMULA_NAME DLCshifumi-PT-5a-01
FORMULA_NAME DLCshifumi-PT-5a-02
FORMULA_NAME DLCshifumi-PT-5a-03
FORMULA_NAME DLCshifumi-PT-5a-04
FORMULA_NAME DLCshifumi-PT-5a-05
FORMULA_NAME DLCshifumi-PT-5a-06
FORMULA_NAME DLCshifumi-PT-5a-07
FORMULA_NAME DLCshifumi-PT-5a-08
FORMULA_NAME DLCshifumi-PT-5a-09
FORMULA_NAME DLCshifumi-PT-5a-10
FORMULA_NAME DLCshifumi-PT-5a-11
FORMULA_NAME DLCshifumi-PT-5a-12
FORMULA_NAME DLCshifumi-PT-5a-13
FORMULA_NAME DLCshifumi-PT-5a-14
FORMULA_NAME DLCshifumi-PT-5a-15

=== Now, execution of the tool begins

BK_START 1620463281041

starting LoLA
BK_INPUT DLCshifumi-PT-5a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCshifumi-PT-5a-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620463589244

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 62 (type SKEL/FNDP) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/EQUN) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCshifumi-PT-5a-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 64 (type SKEL/SRCH) for DLCshifumi-PT-5a-03
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for DLCshifumi-PT-5a-03 (obsolete)
lola: CANCELED task # 63 (type EQUN) for DLCshifumi-PT-5a-03 (obsolete)
lola: FINISHED task # 62 (type SKEL/FNDP) for DLCshifumi-PT-5a-03
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 63 (type SKEL/EQUN) for DLCshifumi-PT-5a-03
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 DLCshifumi-PT-5a-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type CNST) for 43 DLCshifumi-PT-5a-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for DLCshifumi-PT-5a-00
lola: result : false
lola: FINISHED task # 46 (type CNST) for DLCshifumi-PT-5a-13
lola: result : true
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 12 DLCshifumi-PT-5a-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCshifumi-PT-5a-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/SRCH) for 18 DLCshifumi-PT-5a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for DLCshifumi-PT-5a-06
lola: result : false
lola: markings : 127
lola: fired transitions : 127
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 68 (type SKEL/SRCH) for 24 DLCshifumi-PT-5a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: planning for DLCshifumi-PT-5a-04 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 71 (type SKEL/FNDP) for 43 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/EQUN) for 43 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/SRCH) for 43 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: NOTDEADLOCKFREE
lola: FINISHED task # 73 (type SKEL/SRCH) for DLCshifumi-PT-5a-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 71 (type FNDP) for DLCshifumi-PT-5a-13 (obsolete)
lola: CANCELED task # 72 (type EQUN) for DLCshifumi-PT-5a-13 (obsolete)
lola: LAUNCH task # 75 (type SKEL/SRCH) for 53 DLCshifumi-PT-5a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for DLCshifumi-PT-5a-15
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/LTLCardinality-72.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 72 (type SKEL/EQUN) for DLCshifumi-PT-5a-13
lola: result : true
lola: FINISHED task # 71 (type SKEL/FNDP) for DLCshifumi-PT-5a-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 79 (type EXCL) for 9 DLCshifumi-PT-5a-03
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type FNDP) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type EQUN) for 9 DLCshifumi-PT-5a-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 79 (type EXCL) for DLCshifumi-PT-5a-03
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for DLCshifumi-PT-5a-03 (obsolete)
lola: CANCELED task # 78 (type EQUN) for DLCshifumi-PT-5a-03 (obsolete)
lola: FINISHED task # 77 (type FNDP) for DLCshifumi-PT-5a-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 78 (type EQUN) for DLCshifumi-PT-5a-03
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-01: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 0 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-13: CONJ 0 0 0 0 3 0 0 1
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 LTL SRCH 3/3583 1/5 DLCshifumi-PT-5a-08 135068 m, 27013 m/sec, 886931 t fired, .

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 84 (type EXCL) for 43 DLCshifumi-PT-5a-13
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 82 (type FNDP) for 43 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 43 DLCshifumi-PT-5a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type EXCL) for DLCshifumi-PT-5a-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 82 (type FNDP) for DLCshifumi-PT-5a-13 (obsolete)
lola: CANCELED task # 83 (type EQUN) for DLCshifumi-PT-5a-13 (obsolete)
lola: FINISHED task # 82 (type FNDP) for DLCshifumi-PT-5a-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLCardinality-83.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 83 (type EQUN) for DLCshifumi-PT-5a-13
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-01: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 0 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 LTL SRCH 8/3583 1/5 DLCshifumi-PT-5a-08 225788 m, 18144 m/sec, 1553319 t fired, .

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-01: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 0 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 LTL SRCH 13/3583 1/5 DLCshifumi-PT-5a-08 301744 m, 15191 m/sec, 2076966 t fired, .

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCshifumi-PT-5a-01
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCshifumi-PT-5a-01
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 53 DLCshifumi-PT-5a-15
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for DLCshifumi-PT-5a-15
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCshifumi-PT-5a-07
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 2/324 1/32 DLCshifumi-PT-5a-07 3196 m, 639 m/sec, 474266 t fired, .
68 LTL SRCH 18/3583 1/5 DLCshifumi-PT-5a-08 633868 m, 66424 m/sec, 4285349 t fired, .

Time elapsed: 35 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-07: LTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 7/324 1/32 DLCshifumi-PT-5a-07 14028 m, 2166 m/sec, 2170936 t fired, .
68 LTL SRCH 23/3583 1/5 DLCshifumi-PT-5a-08 1463133 m, 165853 m/sec, 10111478 t fired, .

Time elapsed: 40 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for DLCshifumi-PT-5a-07
lola: result : true
lola: markings : 15884
lola: fired transitions : 2489894
lola: time used : 8.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 DLCshifumi-PT-5a-14
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 4/355 1/32 DLCshifumi-PT-5a-14 35332 m, 7066 m/sec, 1299840 t fired, .
68 LTL SRCH 28/3583 1/5 DLCshifumi-PT-5a-08 2234876 m, 154348 m/sec, 15853766 t fired, .

Time elapsed: 45 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 9/355 1/32 DLCshifumi-PT-5a-14 78459 m, 8625 m/sec, 2882433 t fired, .
68 LTL SRCH 33/3583 1/5 DLCshifumi-PT-5a-08 3042874 m, 161599 m/sec, 21454222 t fired, .

Time elapsed: 50 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 14/355 2/32 DLCshifumi-PT-5a-14 121206 m, 8549 m/sec, 4459902 t fired, .
68 LTL SRCH 38/3583 1/5 DLCshifumi-PT-5a-08 3819415 m, 155308 m/sec, 26971847 t fired, .

Time elapsed: 55 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 19/355 2/32 DLCshifumi-PT-5a-14 164406 m, 8640 m/sec, 6070971 t fired, .
68 LTL SRCH 43/3583 1/5 DLCshifumi-PT-5a-08 4578503 m, 151817 m/sec, 32633120 t fired, .

Time elapsed: 60 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 24/355 3/32 DLCshifumi-PT-5a-14 207133 m, 8545 m/sec, 7643658 t fired, .
68 LTL SRCH 48/3583 1/5 DLCshifumi-PT-5a-08 5300805 m, 144460 m/sec, 38124216 t fired, .

Time elapsed: 65 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 29/355 3/32 DLCshifumi-PT-5a-14 249524 m, 8478 m/sec, 9222331 t fired, .
68 LTL SRCH 53/3583 1/5 DLCshifumi-PT-5a-08 6075897 m, 155018 m/sec, 43708145 t fired, .

Time elapsed: 70 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 34/355 4/32 DLCshifumi-PT-5a-14 292168 m, 8528 m/sec, 10808451 t fired, .
68 LTL SRCH 58/3583 1/5 DLCshifumi-PT-5a-08 6839830 m, 152786 m/sec, 49353541 t fired, .

Time elapsed: 75 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 39/355 4/32 DLCshifumi-PT-5a-14 334915 m, 8549 m/sec, 12402620 t fired, .
68 LTL SRCH 63/3583 1/5 DLCshifumi-PT-5a-08 7568644 m, 145762 m/sec, 54891558 t fired, .

Time elapsed: 80 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 44/355 4/32 DLCshifumi-PT-5a-14 377527 m, 8522 m/sec, 13996082 t fired, .
68 LTL SRCH 68/3583 5/5 DLCshifumi-PT-5a-08 8306381 m, 147547 m/sec, 60587908 t fired, .

Time elapsed: 85 secs. Pages in use: 9
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 68 (type SRCH) for DLCshifumi-PT-5a-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 49/355 5/32 DLCshifumi-PT-5a-14 420593 m, 8613 m/sec, 15605741 t fired, .

Time elapsed: 90 secs. Pages in use: 9
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 54/355 5/32 DLCshifumi-PT-5a-14 464390 m, 8759 m/sec, 17238270 t fired, .

Time elapsed: 95 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 59/355 6/32 DLCshifumi-PT-5a-14 507562 m, 8634 m/sec, 18857152 t fired, .

Time elapsed: 100 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 64/355 6/32 DLCshifumi-PT-5a-14 550480 m, 8583 m/sec, 20472074 t fired, .

Time elapsed: 105 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 69/355 7/32 DLCshifumi-PT-5a-14 593363 m, 8576 m/sec, 22082506 t fired, .

Time elapsed: 110 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 74/355 7/32 DLCshifumi-PT-5a-14 636330 m, 8593 m/sec, 23656757 t fired, .

Time elapsed: 115 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 79/355 7/32 DLCshifumi-PT-5a-14 679571 m, 8648 m/sec, 25248747 t fired, .

Time elapsed: 120 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 84/355 8/32 DLCshifumi-PT-5a-14 722932 m, 8672 m/sec, 26849879 t fired, .

Time elapsed: 125 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 89/355 8/32 DLCshifumi-PT-5a-14 764911 m, 8395 m/sec, 28404311 t fired, .

Time elapsed: 130 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 94/355 9/32 DLCshifumi-PT-5a-14 807568 m, 8531 m/sec, 29992551 t fired, .

Time elapsed: 135 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 99/355 9/32 DLCshifumi-PT-5a-14 850571 m, 8600 m/sec, 31587181 t fired, .

Time elapsed: 140 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 104/355 9/32 DLCshifumi-PT-5a-14 893929 m, 8671 m/sec, 33211442 t fired, .

Time elapsed: 145 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 109/355 10/32 DLCshifumi-PT-5a-14 937616 m, 8737 m/sec, 34835523 t fired, .

Time elapsed: 150 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 114/355 10/32 DLCshifumi-PT-5a-14 981023 m, 8681 m/sec, 36460512 t fired, .

Time elapsed: 155 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 119/355 11/32 DLCshifumi-PT-5a-14 1023855 m, 8566 m/sec, 38055268 t fired, .

Time elapsed: 160 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 124/355 11/32 DLCshifumi-PT-5a-14 1067113 m, 8651 m/sec, 39677165 t fired, .

Time elapsed: 165 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 129/355 12/32 DLCshifumi-PT-5a-14 1110044 m, 8586 m/sec, 41272933 t fired, .

Time elapsed: 170 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 134/355 12/32 DLCshifumi-PT-5a-14 1153200 m, 8631 m/sec, 42866802 t fired, .

Time elapsed: 175 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 139/355 12/32 DLCshifumi-PT-5a-14 1196335 m, 8627 m/sec, 44485325 t fired, .

Time elapsed: 180 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 144/355 13/32 DLCshifumi-PT-5a-14 1239995 m, 8732 m/sec, 46112299 t fired, .

Time elapsed: 185 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 149/355 13/32 DLCshifumi-PT-5a-14 1282593 m, 8519 m/sec, 47700992 t fired, .

Time elapsed: 190 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 154/355 14/32 DLCshifumi-PT-5a-14 1325004 m, 8482 m/sec, 49280524 t fired, .

Time elapsed: 195 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 159/355 14/32 DLCshifumi-PT-5a-14 1367684 m, 8536 m/sec, 50873389 t fired, .

Time elapsed: 200 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 164/355 14/32 DLCshifumi-PT-5a-14 1410159 m, 8495 m/sec, 52464095 t fired, .

Time elapsed: 205 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 169/355 15/32 DLCshifumi-PT-5a-14 1453448 m, 8657 m/sec, 54082340 t fired, .

Time elapsed: 210 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 174/355 15/32 DLCshifumi-PT-5a-14 1496315 m, 8573 m/sec, 55692817 t fired, .

Time elapsed: 215 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 179/355 16/32 DLCshifumi-PT-5a-14 1539300 m, 8597 m/sec, 57287657 t fired, .

Time elapsed: 220 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 184/355 16/32 DLCshifumi-PT-5a-14 1581610 m, 8462 m/sec, 58879940 t fired, .

Time elapsed: 225 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 189/355 17/32 DLCshifumi-PT-5a-14 1623883 m, 8454 m/sec, 60487812 t fired, .

Time elapsed: 230 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 194/355 17/32 DLCshifumi-PT-5a-14 1666550 m, 8533 m/sec, 62082318 t fired, .

Time elapsed: 235 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 199/355 17/32 DLCshifumi-PT-5a-14 1709146 m, 8519 m/sec, 63676259 t fired, .

Time elapsed: 240 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 204/355 18/32 DLCshifumi-PT-5a-14 1751600 m, 8490 m/sec, 65274435 t fired, .

Time elapsed: 245 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 209/355 18/32 DLCshifumi-PT-5a-14 1794678 m, 8615 m/sec, 66890983 t fired, .

Time elapsed: 250 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 214/355 19/32 DLCshifumi-PT-5a-14 1837914 m, 8647 m/sec, 68509829 t fired, .

Time elapsed: 255 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 219/355 19/32 DLCshifumi-PT-5a-14 1880530 m, 8523 m/sec, 70118701 t fired, .

Time elapsed: 260 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 224/355 19/32 DLCshifumi-PT-5a-14 1922832 m, 8460 m/sec, 71714124 t fired, .

Time elapsed: 265 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 229/355 20/32 DLCshifumi-PT-5a-14 1965534 m, 8540 m/sec, 73307296 t fired, .

Time elapsed: 270 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 234/355 20/32 DLCshifumi-PT-5a-14 2007888 m, 8470 m/sec, 74886137 t fired, .

Time elapsed: 275 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 239/355 21/32 DLCshifumi-PT-5a-14 2049978 m, 8418 m/sec, 76463449 t fired, .

Time elapsed: 280 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 244/355 21/32 DLCshifumi-PT-5a-14 2093023 m, 8609 m/sec, 78049544 t fired, .

Time elapsed: 285 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 249/355 22/32 DLCshifumi-PT-5a-14 2135901 m, 8575 m/sec, 79639493 t fired, .

Time elapsed: 290 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 254/355 22/32 DLCshifumi-PT-5a-14 2178201 m, 8460 m/sec, 81229772 t fired, .

Time elapsed: 295 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 259/355 22/32 DLCshifumi-PT-5a-14 2220568 m, 8473 m/sec, 82810270 t fired, .

Time elapsed: 300 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-00: INITIAL false preprocessing
DLCshifumi-PT-5a-01: LTL false LTL model checker
DLCshifumi-PT-5a-03: AG false state space
DLCshifumi-PT-5a-04: LTL true skeleton: LTL model checker
DLCshifumi-PT-5a-07: LTL true LTL model checker
DLCshifumi-PT-5a-13: CONJ false state space
DLCshifumi-PT-5a-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-05: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-06: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-08: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-09: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-10: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-5a-11: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-12: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 264/355 23/32 DLCshifumi-PT-5a-14 2263770 m, 8640 m/sec, 84423109 t fired, .

Time elapsed: 305 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 411 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393300500"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;