About the Execution of LoLA for DLCround-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10631.844 | 395678.00 | 397279.00 | 697.80 | FFFFTFFTFTFF??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393200389.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCround-PT-10a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393200389
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 128K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K Mar 28 15:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 28 15:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 08:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 08:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 15:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 22 15:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 660K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-00
FORMULA_NAME DLCround-PT-10a-01
FORMULA_NAME DLCround-PT-10a-02
FORMULA_NAME DLCround-PT-10a-03
FORMULA_NAME DLCround-PT-10a-04
FORMULA_NAME DLCround-PT-10a-05
FORMULA_NAME DLCround-PT-10a-06
FORMULA_NAME DLCround-PT-10a-07
FORMULA_NAME DLCround-PT-10a-08
FORMULA_NAME DLCround-PT-10a-09
FORMULA_NAME DLCround-PT-10a-10
FORMULA_NAME DLCround-PT-10a-11
FORMULA_NAME DLCround-PT-10a-12
FORMULA_NAME DLCround-PT-10a-13
FORMULA_NAME DLCround-PT-10a-14
FORMULA_NAME DLCround-PT-10a-15
=== Now, execution of the tool begins
BK_START 1620452189138
starting LoLA
BK_INPUT DLCround-PT-10a
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLFireability
FORMULA DLCround-PT-10a-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620452584816
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:499
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-10a-03
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-10a-03
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-10a-04
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCround-PT-10a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-10a-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 4/239 1/32 DLCround-PT-10a-13 143275 m, 28655 m/sec, 5457972 t fired, .
Time elapsed: 5 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 9/239 3/32 DLCround-PT-10a-13 313425 m, 34030 m/sec, 12160214 t fired, .
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 14/239 4/32 DLCround-PT-10a-13 477727 m, 32860 m/sec, 18787375 t fired, .
Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 19/239 5/32 DLCround-PT-10a-13 641014 m, 32657 m/sec, 25409003 t fired, .
Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 24/239 6/32 DLCround-PT-10a-13 804913 m, 32779 m/sec, 31951640 t fired, .
Time elapsed: 25 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 29/239 7/32 DLCround-PT-10a-13 965061 m, 32029 m/sec, 38506112 t fired, .
Time elapsed: 30 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 34/239 8/32 DLCround-PT-10a-13 1123410 m, 31669 m/sec, 44993117 t fired, .
Time elapsed: 35 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 39/239 9/32 DLCround-PT-10a-13 1283369 m, 31991 m/sec, 51523928 t fired, .
Time elapsed: 40 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 44/239 10/32 DLCround-PT-10a-13 1437843 m, 30894 m/sec, 58018109 t fired, .
Time elapsed: 45 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 49/239 11/32 DLCround-PT-10a-13 1595725 m, 31576 m/sec, 64518807 t fired, .
Time elapsed: 50 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 54/239 12/32 DLCround-PT-10a-13 1752878 m, 31430 m/sec, 70974082 t fired, .
Time elapsed: 55 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 59/239 13/32 DLCround-PT-10a-13 1909613 m, 31347 m/sec, 77421814 t fired, .
Time elapsed: 60 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 64/239 14/32 DLCround-PT-10a-13 2062510 m, 30579 m/sec, 83847979 t fired, .
Time elapsed: 65 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 69/239 15/32 DLCround-PT-10a-13 2215980 m, 30694 m/sec, 90238737 t fired, .
Time elapsed: 70 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 74/239 16/32 DLCround-PT-10a-13 2374101 m, 31624 m/sec, 96714191 t fired, .
Time elapsed: 75 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 79/239 17/32 DLCround-PT-10a-13 2527080 m, 30595 m/sec, 103059766 t fired, .
Time elapsed: 80 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 84/239 18/32 DLCround-PT-10a-13 2680358 m, 30655 m/sec, 109443780 t fired, .
Time elapsed: 85 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 89/239 19/32 DLCround-PT-10a-13 2830480 m, 30024 m/sec, 115790539 t fired, .
Time elapsed: 90 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 94/239 20/32 DLCround-PT-10a-13 2982802 m, 30464 m/sec, 122119669 t fired, .
Time elapsed: 95 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 99/239 21/32 DLCround-PT-10a-13 3134486 m, 30336 m/sec, 128441023 t fired, .
Time elapsed: 100 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 104/239 22/32 DLCround-PT-10a-13 3288821 m, 30867 m/sec, 134787606 t fired, .
Time elapsed: 105 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 109/239 23/32 DLCround-PT-10a-13 3442112 m, 30658 m/sec, 141167866 t fired, .
Time elapsed: 110 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 114/239 24/32 DLCround-PT-10a-13 3593021 m, 30181 m/sec, 147515633 t fired, .
Time elapsed: 115 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 119/239 25/32 DLCround-PT-10a-13 3745146 m, 30425 m/sec, 153918135 t fired, .
Time elapsed: 120 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 124/239 26/32 DLCround-PT-10a-13 3896715 m, 30313 m/sec, 160241980 t fired, .
Time elapsed: 125 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 129/239 27/32 DLCround-PT-10a-13 4045164 m, 29689 m/sec, 166497697 t fired, .
Time elapsed: 130 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 134/239 28/32 DLCround-PT-10a-13 4193683 m, 29703 m/sec, 172837070 t fired, .
Time elapsed: 135 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 139/239 29/32 DLCround-PT-10a-13 4343361 m, 29935 m/sec, 179103161 t fired, .
Time elapsed: 140 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 144/239 30/32 DLCround-PT-10a-13 4496714 m, 30670 m/sec, 185488309 t fired, .
Time elapsed: 145 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 149/239 31/32 DLCround-PT-10a-13 4650661 m, 30789 m/sec, 191860104 t fired, .
Time elapsed: 150 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 154/239 32/32 DLCround-PT-10a-13 4798235 m, 29514 m/sec, 198153317 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DLCround-PT-10a-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-10a-15
lola: time limit : 245 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 5/245 3/32 DLCround-PT-10a-15 329624 m, 65924 m/sec, 5543855 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 10/245 5/32 DLCround-PT-10a-15 643053 m, 62685 m/sec, 10898194 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 15/245 7/32 DLCround-PT-10a-15 949234 m, 61236 m/sec, 16192978 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 20/245 9/32 DLCround-PT-10a-15 1255143 m, 61181 m/sec, 21442738 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 25/245 11/32 DLCround-PT-10a-15 1556726 m, 60316 m/sec, 26694559 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 30/245 13/32 DLCround-PT-10a-15 1857873 m, 60229 m/sec, 31932530 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 35/245 15/32 DLCround-PT-10a-15 2162874 m, 61000 m/sec, 37197166 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 40/245 16/32 DLCround-PT-10a-15 2464294 m, 60284 m/sec, 42429302 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 45/245 18/32 DLCround-PT-10a-15 2763085 m, 59758 m/sec, 47645686 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 50/245 20/32 DLCround-PT-10a-15 3062108 m, 59804 m/sec, 52855444 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 55/245 22/32 DLCround-PT-10a-15 3360268 m, 59632 m/sec, 58046297 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 60/245 24/32 DLCround-PT-10a-15 3657359 m, 59418 m/sec, 63221886 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 65/245 26/32 DLCround-PT-10a-15 3951252 m, 58778 m/sec, 68388969 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 70/245 28/32 DLCround-PT-10a-15 4247059 m, 59161 m/sec, 73536049 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 75/245 30/32 DLCround-PT-10a-15 4543058 m, 59199 m/sec, 78672834 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 80/245 32/32 DLCround-PT-10a-15 4836360 m, 58660 m/sec, 83818734 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DLCround-PT-10a-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-10a-14
lola: time limit : 258 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCround-PT-10a-14
lola: result : false
lola: markings : 17630
lola: fired transitions : 383652
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-10a-12
lola: time limit : 279 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 5/279 2/32 DLCround-PT-10a-12 185603 m, 37120 m/sec, 6231420 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 10/279 3/32 DLCround-PT-10a-12 369650 m, 36809 m/sec, 12803981 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 15/279 4/32 DLCround-PT-10a-12 544750 m, 35020 m/sec, 19239813 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 20/279 5/32 DLCround-PT-10a-12 721144 m, 35278 m/sec, 25626080 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 25/279 6/32 DLCround-PT-10a-12 900408 m, 35852 m/sec, 32078381 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 30/279 7/32 DLCround-PT-10a-12 1072378 m, 34394 m/sec, 38441866 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 35/279 9/32 DLCround-PT-10a-12 1245862 m, 34696 m/sec, 44819571 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 40/279 10/32 DLCround-PT-10a-12 1417132 m, 34254 m/sec, 51122002 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 45/279 11/32 DLCround-PT-10a-12 1590447 m, 34663 m/sec, 57476477 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 50/279 12/32 DLCround-PT-10a-12 1762828 m, 34476 m/sec, 63843670 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 55/279 13/32 DLCround-PT-10a-12 1928495 m, 33133 m/sec, 70179815 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 60/279 14/32 DLCround-PT-10a-12 2095090 m, 33319 m/sec, 76456542 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 65/279 15/32 DLCround-PT-10a-12 2258106 m, 32603 m/sec, 82771352 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 70/279 16/32 DLCround-PT-10a-12 2423362 m, 33051 m/sec, 89004910 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 75/279 17/32 DLCround-PT-10a-12 2585921 m, 32511 m/sec, 95256582 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 80/279 18/32 DLCround-PT-10a-12 2748902 m, 32596 m/sec, 101545332 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 85/279 19/32 DLCround-PT-10a-12 2914291 m, 33077 m/sec, 107845387 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 90/279 20/32 DLCround-PT-10a-12 3076209 m, 32383 m/sec, 114086547 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 95/279 21/32 DLCround-PT-10a-12 3237525 m, 32263 m/sec, 120294376 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 100/279 23/32 DLCround-PT-10a-12 3397241 m, 31943 m/sec, 126504095 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 105/279 24/32 DLCround-PT-10a-12 3559386 m, 32429 m/sec, 132722898 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 110/279 25/32 DLCround-PT-10a-12 3719817 m, 32086 m/sec, 138948882 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 115/279 26/32 DLCround-PT-10a-12 3878514 m, 31739 m/sec, 145152435 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 120/279 27/32 DLCround-PT-10a-12 4039485 m, 32194 m/sec, 151385195 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 125/279 28/32 DLCround-PT-10a-12 4208496 m, 33802 m/sec, 157621640 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 130/279 29/32 DLCround-PT-10a-12 4372242 m, 32749 m/sec, 163834507 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 135/279 30/32 DLCround-PT-10a-12 4538948 m, 33341 m/sec, 169998863 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 140/279 31/32 DLCround-PT-10a-12 4700848 m, 32380 m/sec, 176191389 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 145/279 32/32 DLCround-PT-10a-12 4862472 m, 32324 m/sec, 182325235 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-10a-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-06: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-10a-11
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DLCround-PT-10a-11
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-10a-10
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-10a-10
lola: result : false
lola: markings : 10
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-10a-09
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-10a-09
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-10a-08
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-10a-08
lola: result : false
lola: markings : 53
lola: fired transitions : 386
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-10a-07
lola: time limit : 457 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-10a-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 18 DLCround-PT-10a-06
lola: time limit : 534 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-10a-06
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-10a-05
lola: time limit : 801 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCround-PT-10a-05
lola: result : false
lola: markings : 7
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-10a-02
lola: time limit : 1068 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCround-PT-10a-02
lola: result : false
lola: markings : 7
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-10a-01
lola: time limit : 1602 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-10a-01
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-10a-00
lola: time limit : 3205 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-10a-00
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-00: LTL false LTL model checker
DLCround-PT-10a-01: LTL false LTL model checker
DLCround-PT-10a-02: LTL false LTL model checker
DLCround-PT-10a-03: LTL false LTL model checker
DLCround-PT-10a-04: LTL true LTL model checker
DLCround-PT-10a-05: LTL false LTL model checker
DLCround-PT-10a-06: CONJ false LTL model checker
DLCround-PT-10a-07: LTL true LTL model checker
DLCround-PT-10a-08: LTL false LTL model checker
DLCround-PT-10a-09: LTL true LTL model checker
DLCround-PT-10a-10: LTL false LTL model checker
DLCround-PT-10a-11: LTL false LTL model checker
DLCround-PT-10a-12: LTL unknown AGGR
DLCround-PT-10a-13: LTL unknown AGGR
DLCround-PT-10a-14: LTL false LTL model checker
DLCround-PT-10a-15: LTL unknown AGGR
Time elapsed: 395 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCround-PT-10a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393200389"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;