fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r061-tall-162038393000260
Last Updated
Jun 28, 2021

About the Execution of LoLA for DLCflexbar-PT-8a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16244.119 497312.00 656140.00 1289.60 TF?F?F?T??FTT?T? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393000260.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-8a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393000260
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.1M
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 71K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 23 07:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16K Mar 23 07:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 22 15:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12K Mar 22 15:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 8.7M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-8a-00
FORMULA_NAME DLCflexbar-PT-8a-01
FORMULA_NAME DLCflexbar-PT-8a-02
FORMULA_NAME DLCflexbar-PT-8a-03
FORMULA_NAME DLCflexbar-PT-8a-04
FORMULA_NAME DLCflexbar-PT-8a-05
FORMULA_NAME DLCflexbar-PT-8a-06
FORMULA_NAME DLCflexbar-PT-8a-07
FORMULA_NAME DLCflexbar-PT-8a-08
FORMULA_NAME DLCflexbar-PT-8a-09
FORMULA_NAME DLCflexbar-PT-8a-10
FORMULA_NAME DLCflexbar-PT-8a-11
FORMULA_NAME DLCflexbar-PT-8a-12
FORMULA_NAME DLCflexbar-PT-8a-13
FORMULA_NAME DLCflexbar-PT-8a-14
FORMULA_NAME DLCflexbar-PT-8a-15

=== Now, execution of the tool begins

BK_START 1620440686187

starting LoLA
BK_INPUT DLCflexbar-PT-8a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCflexbar-PT-8a-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-8a-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620441183499

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:518
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 60 (type SKEL/SRCH) for 12 DLCflexbar-PT-8a-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCflexbar-PT-8a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-00: INITIAL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-10: LTL/CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-12: INITIAL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 73 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-00: INITIAL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-10: LTL/CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-12: INITIAL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 61 (type SKEL/SRCH) for 6 DLCflexbar-PT-8a-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for DLCflexbar-PT-8a-02
lola: result : false
lola: markings : 161
lola: fired transitions : 161
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SKEL/FNDP) for 18 DLCflexbar-PT-8a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/EQUN) for 18 DLCflexbar-PT-8a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 66 (type SKEL/SRCH) for 18 DLCflexbar-PT-8a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 67 (type SKEL/SRCH) for 18 DLCflexbar-PT-8a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCflexbar-PT-8a-06
lola: result : false
lola: markings : 8
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for DLCflexbar-PT-8a-06 (obsolete)
lola: CANCELED task # 65 (type EQUN) for DLCflexbar-PT-8a-06 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DLCflexbar-PT-8a-06 (obsolete)
lola: FINISHED task # 64 (type SKEL/FNDP) for DLCflexbar-PT-8a-06
lola: result : unknown
lola: fired transitions : 6418
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 67 (type SKEL/SRCH) for DLCflexbar-PT-8a-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/LTLCardinality-65.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 65 (type SKEL/EQUN) for DLCflexbar-PT-8a-06
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 DLCflexbar-PT-8a-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 35 (type CNST) for 32 DLCflexbar-PT-8a-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for DLCflexbar-PT-8a-00
lola: result : true
lola: FINISHED task # 35 (type CNST) for DLCflexbar-PT-8a-08
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 21 (type CNST) for 18 DLCflexbar-PT-8a-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 18 DLCflexbar-PT-8a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 21 (type CNST) for DLCflexbar-PT-8a-06
lola: result : true
lola: FINISHED task # 68 (type SKEL/SRCH) for DLCflexbar-PT-8a-06
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 49 (type CNST) for 48 DLCflexbar-PT-8a-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 49 (type CNST) for DLCflexbar-PT-8a-12
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 69 (type SKEL/SRCH) for 32 DLCflexbar-PT-8a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for DLCflexbar-PT-8a-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 70 (type SKEL/SRCH) for 39 DLCflexbar-PT-8a-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for DLCflexbar-PT-8a-09
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 71 (type SKEL/SRCH) for 42 DLCflexbar-PT-8a-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for DLCflexbar-PT-8a-10
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: planning for (null) stopped (result already fixed).
lola: planning for DLCflexbar-PT-8a-10 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 72 (type SKEL/SRCH) for 51 DLCflexbar-PT-8a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 73 (type SKEL/SRCH) for 57 DLCflexbar-PT-8a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for DLCflexbar-PT-8a-13
lola: result : false
lola: markings : 43558
lola: fired transitions : 304932
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 73 (type SKEL/SRCH) for DLCflexbar-PT-8a-15
lola: result : false
lola: markings : 11263
lola: fired transitions : 45412
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-8a-03
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-8a-03
lola: result : false
lola: markings : 5
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 103 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 123 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 128 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 138 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 143 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 74 (type EXCL) for 29 DLCflexbar-PT-8a-07
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 1/287 1/32 DLCflexbar-PT-8a-07 --

Time elapsed: 148 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 6/287 1/32 DLCflexbar-PT-8a-07 --

Time elapsed: 153 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-07: F 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 11/287 1/32 DLCflexbar-PT-8a-07 --

Time elapsed: 158 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 74 (type EXCL) for DLCflexbar-PT-8a-07
lola: result : false
lola: markings : 1
lola: time used : 13.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type EXCL) for 45 DLCflexbar-PT-8a-11
lola: time limit : 312 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-11: F 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EG EXCL 0/312 1/32 DLCflexbar-PT-8a-11 --

Time elapsed: 163 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 75 (type EXCL) for DLCflexbar-PT-8a-11
lola: result : false
lola: markings : 1
lola: time used : 3.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-8a-05
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCflexbar-PT-8a-05
lola: result : false
lola: markings : 12
lola: fired transitions : 225
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 0 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-8a-01
lola: time limit : 381 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-8a-01
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 DLCflexbar-PT-8a-14
lola: time limit : 428 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for DLCflexbar-PT-8a-14
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 DLCflexbar-PT-8a-13
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 4/490 1/32 DLCflexbar-PT-8a-13 13494 m, 2698 m/sec, 944789 t fired, .

Time elapsed: 173 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 9/490 1/32 DLCflexbar-PT-8a-13 38064 m, 4914 m/sec, 2304106 t fired, .

Time elapsed: 178 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 14/490 1/32 DLCflexbar-PT-8a-13 64491 m, 5285 m/sec, 3654957 t fired, .

Time elapsed: 183 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 19/490 1/32 DLCflexbar-PT-8a-13 90847 m, 5271 m/sec, 5008386 t fired, .

Time elapsed: 188 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 24/490 2/32 DLCflexbar-PT-8a-13 117352 m, 5301 m/sec, 6371863 t fired, .

Time elapsed: 193 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 29/490 2/32 DLCflexbar-PT-8a-13 144027 m, 5335 m/sec, 7744786 t fired, .

Time elapsed: 198 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 34/490 2/32 DLCflexbar-PT-8a-13 170597 m, 5314 m/sec, 9112159 t fired, .

Time elapsed: 203 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 39/490 2/32 DLCflexbar-PT-8a-13 197292 m, 5339 m/sec, 10477283 t fired, .

Time elapsed: 208 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 44/490 3/32 DLCflexbar-PT-8a-13 224034 m, 5348 m/sec, 11840113 t fired, .

Time elapsed: 213 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 49/490 3/32 DLCflexbar-PT-8a-13 250997 m, 5392 m/sec, 13216386 t fired, .

Time elapsed: 218 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 54/490 3/32 DLCflexbar-PT-8a-13 278012 m, 5403 m/sec, 14596360 t fired, .

Time elapsed: 223 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 59/490 3/32 DLCflexbar-PT-8a-13 304816 m, 5360 m/sec, 15963900 t fired, .

Time elapsed: 228 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 64/490 4/32 DLCflexbar-PT-8a-13 331375 m, 5311 m/sec, 17326746 t fired, .

Time elapsed: 233 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 69/490 4/32 DLCflexbar-PT-8a-13 358041 m, 5333 m/sec, 18693221 t fired, .

Time elapsed: 238 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 74/490 4/32 DLCflexbar-PT-8a-13 384886 m, 5369 m/sec, 20064782 t fired, .

Time elapsed: 243 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 79/490 4/32 DLCflexbar-PT-8a-13 411746 m, 5372 m/sec, 21438360 t fired, .

Time elapsed: 248 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 84/490 5/32 DLCflexbar-PT-8a-13 438665 m, 5383 m/sec, 22816557 t fired, .

Time elapsed: 253 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 89/490 5/32 DLCflexbar-PT-8a-13 465594 m, 5385 m/sec, 24190644 t fired, .

Time elapsed: 258 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 94/490 5/32 DLCflexbar-PT-8a-13 492413 m, 5363 m/sec, 25562322 t fired, .

Time elapsed: 263 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 99/490 6/32 DLCflexbar-PT-8a-13 519160 m, 5349 m/sec, 26938161 t fired, .

Time elapsed: 268 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 104/490 6/32 DLCflexbar-PT-8a-13 545820 m, 5332 m/sec, 28312152 t fired, .

Time elapsed: 273 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 109/490 6/32 DLCflexbar-PT-8a-13 572293 m, 5294 m/sec, 29687308 t fired, .

Time elapsed: 278 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 114/490 7/32 DLCflexbar-PT-8a-13 598748 m, 5291 m/sec, 31052789 t fired, .

Time elapsed: 283 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 119/490 7/32 DLCflexbar-PT-8a-13 625076 m, 5265 m/sec, 32422313 t fired, .

Time elapsed: 288 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 124/490 7/32 DLCflexbar-PT-8a-13 651534 m, 5291 m/sec, 33793184 t fired, .

Time elapsed: 293 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 129/490 7/32 DLCflexbar-PT-8a-13 677810 m, 5255 m/sec, 35164190 t fired, .

Time elapsed: 298 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 134/490 8/32 DLCflexbar-PT-8a-13 704285 m, 5295 m/sec, 36535318 t fired, .

Time elapsed: 303 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 139/490 8/32 DLCflexbar-PT-8a-13 730667 m, 5276 m/sec, 37906798 t fired, .

Time elapsed: 308 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 144/490 8/32 DLCflexbar-PT-8a-13 756912 m, 5249 m/sec, 39273606 t fired, .

Time elapsed: 313 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 149/490 8/32 DLCflexbar-PT-8a-13 783394 m, 5296 m/sec, 40646910 t fired, .

Time elapsed: 318 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 154/490 9/32 DLCflexbar-PT-8a-13 809568 m, 5234 m/sec, 42016762 t fired, .

Time elapsed: 323 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 159/490 9/32 DLCflexbar-PT-8a-13 835733 m, 5233 m/sec, 43389678 t fired, .

Time elapsed: 328 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 164/490 9/32 DLCflexbar-PT-8a-13 862074 m, 5268 m/sec, 44763745 t fired, .

Time elapsed: 333 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 169/490 10/32 DLCflexbar-PT-8a-13 888503 m, 5285 m/sec, 46125788 t fired, .

Time elapsed: 338 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 174/490 10/32 DLCflexbar-PT-8a-13 915065 m, 5312 m/sec, 47498012 t fired, .

Time elapsed: 343 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 179/490 10/32 DLCflexbar-PT-8a-13 942128 m, 5412 m/sec, 48881467 t fired, .

Time elapsed: 348 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 184/490 10/32 DLCflexbar-PT-8a-13 968510 m, 5276 m/sec, 50231798 t fired, .

Time elapsed: 353 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 189/490 11/32 DLCflexbar-PT-8a-13 995303 m, 5358 m/sec, 51602339 t fired, .

Time elapsed: 358 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 194/490 11/32 DLCflexbar-PT-8a-13 1021821 m, 5303 m/sec, 52957357 t fired, .

Time elapsed: 363 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 199/490 11/32 DLCflexbar-PT-8a-13 1048443 m, 5324 m/sec, 54318949 t fired, .

Time elapsed: 368 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 204/490 12/32 DLCflexbar-PT-8a-13 1075174 m, 5346 m/sec, 55683137 t fired, .

Time elapsed: 373 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 209/490 12/32 DLCflexbar-PT-8a-13 1101644 m, 5294 m/sec, 57041521 t fired, .

Time elapsed: 378 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 214/490 12/32 DLCflexbar-PT-8a-13 1128085 m, 5288 m/sec, 58402087 t fired, .

Time elapsed: 383 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 219/490 12/32 DLCflexbar-PT-8a-13 1154496 m, 5282 m/sec, 59764935 t fired, .

Time elapsed: 388 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 224/490 13/32 DLCflexbar-PT-8a-13 1181025 m, 5305 m/sec, 61139349 t fired, .

Time elapsed: 393 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 229/490 13/32 DLCflexbar-PT-8a-13 1207305 m, 5256 m/sec, 62503231 t fired, .

Time elapsed: 398 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 234/490 13/32 DLCflexbar-PT-8a-13 1233585 m, 5256 m/sec, 63859492 t fired, .

Time elapsed: 403 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 239/490 14/32 DLCflexbar-PT-8a-13 1259823 m, 5247 m/sec, 65219786 t fired, .

Time elapsed: 408 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 244/490 14/32 DLCflexbar-PT-8a-13 1286327 m, 5300 m/sec, 66587135 t fired, .

Time elapsed: 413 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 249/490 14/32 DLCflexbar-PT-8a-13 1312473 m, 5229 m/sec, 67944016 t fired, .

Time elapsed: 418 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 254/490 14/32 DLCflexbar-PT-8a-13 1338564 m, 5218 m/sec, 69298153 t fired, .

Time elapsed: 423 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 259/490 15/32 DLCflexbar-PT-8a-13 1364638 m, 5214 m/sec, 70661537 t fired, .

Time elapsed: 428 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 264/490 15/32 DLCflexbar-PT-8a-13 1391161 m, 5304 m/sec, 72028876 t fired, .

Time elapsed: 433 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 269/490 15/32 DLCflexbar-PT-8a-13 1417358 m, 5239 m/sec, 73387109 t fired, .

Time elapsed: 438 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 274/490 16/32 DLCflexbar-PT-8a-13 1443596 m, 5247 m/sec, 74751371 t fired, .

Time elapsed: 443 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 279/490 16/32 DLCflexbar-PT-8a-13 1469694 m, 5219 m/sec, 76107840 t fired, .

Time elapsed: 448 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 284/490 16/32 DLCflexbar-PT-8a-13 1495517 m, 5164 m/sec, 77469507 t fired, .

Time elapsed: 453 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 289/490 16/32 DLCflexbar-PT-8a-13 1521583 m, 5213 m/sec, 78830238 t fired, .

Time elapsed: 458 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 294/490 17/32 DLCflexbar-PT-8a-13 1547768 m, 5237 m/sec, 80185029 t fired, .

Time elapsed: 463 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 299/490 17/32 DLCflexbar-PT-8a-13 1574023 m, 5251 m/sec, 81539530 t fired, .

Time elapsed: 468 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 304/490 17/32 DLCflexbar-PT-8a-13 1600089 m, 5213 m/sec, 82892828 t fired, .

Time elapsed: 473 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 309/490 17/32 DLCflexbar-PT-8a-13 1627013 m, 5384 m/sec, 84269337 t fired, .

Time elapsed: 478 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 314/490 18/32 DLCflexbar-PT-8a-13 1653862 m, 5369 m/sec, 85639852 t fired, .

Time elapsed: 483 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
DLCflexbar-PT-8a-07: F true state space / EG
DLCflexbar-PT-8a-10: LTL/CTL false skeleton: LTL model checker
DLCflexbar-PT-8a-11: F true state space / EG
DLCflexbar-PT-8a-12: INITIAL true preprocessing
DLCflexbar-PT-8a-14: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-06: CONJ 0 1 0 0 6 0 0 0
DLCflexbar-PT-8a-08: CONJ 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-09: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-8a-13: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-8a-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 319/490 18/32 DLCflexbar-PT-8a-13 1680439 m, 5315 m/sec, 86997389 t fired, .

Time elapsed: 488 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-8a-00: INITIAL true preprocessing
DLCflexbar-PT-8a-01: LTL false LTL model checker
DLCflexbar-PT-8a-03: LTL false LTL model checker
DLCflexbar-PT-8a-05: LTL false LTL model checker
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 412 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-8a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-8a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393000260"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-8a.tgz
mv DLCflexbar-PT-8a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;