About the Execution of LoLA for DLCflexbar-PT-7a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
2653.424 | 67139.00 | 123625.00 | 112.10 | TFTFTFFTFFFFFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038392900244.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-7a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038392900244
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.6M
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 157K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 85K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 04:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 04:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 22 14:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 22 14:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 6.2M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7a-00
FORMULA_NAME DLCflexbar-PT-7a-01
FORMULA_NAME DLCflexbar-PT-7a-02
FORMULA_NAME DLCflexbar-PT-7a-03
FORMULA_NAME DLCflexbar-PT-7a-04
FORMULA_NAME DLCflexbar-PT-7a-05
FORMULA_NAME DLCflexbar-PT-7a-06
FORMULA_NAME DLCflexbar-PT-7a-07
FORMULA_NAME DLCflexbar-PT-7a-08
FORMULA_NAME DLCflexbar-PT-7a-09
FORMULA_NAME DLCflexbar-PT-7a-10
FORMULA_NAME DLCflexbar-PT-7a-11
FORMULA_NAME DLCflexbar-PT-7a-12
FORMULA_NAME DLCflexbar-PT-7a-13
FORMULA_NAME DLCflexbar-PT-7a-14
FORMULA_NAME DLCflexbar-PT-7a-15
=== Now, execution of the tool begins
BK_START 1620440057676
starting LoLA
BK_INPUT DLCflexbar-PT-7a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality
FORMULA DLCflexbar-PT-7a-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-7a-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620440124815
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:493
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 64 (type SKEL/SRCH) for 16 DLCflexbar-PT-7a-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Rule S: 0 transitions removed,0 places removed
lola: FINISHED task # 64 (type SKEL/SRCH) for DLCflexbar-PT-7a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 65 (type SKEL/SRCH) for 16 DLCflexbar-PT-7a-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCflexbar-PT-7a-04
lola: result : true
lola: NOTDEADLOCKFREE
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 DLCflexbar-PT-7a-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type CNST) for 40 DLCflexbar-PT-7a-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for DLCflexbar-PT-7a-00
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 47 (type CNST) for 46 DLCflexbar-PT-7a-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 53 (type CNST) for 52 DLCflexbar-PT-7a-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 53 (type CNST) for DLCflexbar-PT-7a-12
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST) for 34 DLCflexbar-PT-7a-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 35 (type CNST) for DLCflexbar-PT-7a-06
lola: result : false
lola: FINISHED task # 41 (type CNST) for DLCflexbar-PT-7a-08
lola: result : false
lola: FINISHED task # 47 (type CNST) for DLCflexbar-PT-7a-10
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 14 (type CNST) for 13 DLCflexbar-PT-7a-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 14 (type CNST) for DLCflexbar-PT-7a-03
lola: result : false
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 56 (type CNST) for 55 DLCflexbar-PT-7a-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 56 (type CNST) for DLCflexbar-PT-7a-13
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 58 DLCflexbar-PT-7a-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCflexbar-PT-7a-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/SRCH) for 37 DLCflexbar-PT-7a-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for DLCflexbar-PT-7a-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: planning for DLCflexbar-PT-7a-07 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-01: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 38 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for 3 DLCflexbar-PT-7a-01
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for DLCflexbar-PT-7a-01
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 43 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 48 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 53 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 58 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 27 DLCflexbar-PT-7a-05
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-05: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-7a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-14: LTL/CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 1/353 1/32 DLCflexbar-PT-7a-05 921 m, 184 m/sec, 56080 t fired, .
Time elapsed: 63 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 32 (type EXCL) for DLCflexbar-PT-7a-05
lola: result : true
lola: markings : 2858
lola: fired transitions : 198861
lola: time used : 4.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 27 DLCflexbar-PT-7a-05
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for DLCflexbar-PT-7a-05
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 DLCflexbar-PT-7a-15
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DLCflexbar-PT-7a-15
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 DLCflexbar-PT-7a-02
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for DLCflexbar-PT-7a-02
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCflexbar-PT-7a-09
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCflexbar-PT-7a-09
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 DLCflexbar-PT-7a-14
lola: time limit : 706 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for DLCflexbar-PT-7a-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 16 DLCflexbar-PT-7a-04
lola: time limit : 883 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCflexbar-PT-7a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-7a-11
lola: time limit : 1177 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DLCflexbar-PT-7a-11
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 16 DLCflexbar-PT-7a-04
lola: time limit : 1766 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCflexbar-PT-7a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 16 DLCflexbar-PT-7a-04
lola: time limit : 3533 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-7a-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-00: INITIAL true preprocessing
DLCflexbar-PT-7a-01: CONJ false LTL model checker
DLCflexbar-PT-7a-02: LTL true LTL model checker
DLCflexbar-PT-7a-03: INITIAL false preprocessing
DLCflexbar-PT-7a-04: CONJ true CONJ
DLCflexbar-PT-7a-05: CONJ false LTL model checker
DLCflexbar-PT-7a-06: INITIAL false preprocessing
DLCflexbar-PT-7a-07: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-08: INITIAL false preprocessing
DLCflexbar-PT-7a-09: LTL false LTL model checker
DLCflexbar-PT-7a-10: INITIAL false preprocessing
DLCflexbar-PT-7a-11: LTL false LTL model checker
DLCflexbar-PT-7a-12: INITIAL false preprocessing
DLCflexbar-PT-7a-13: INITIAL true preprocessing
DLCflexbar-PT-7a-14: LTL/CTL true LTL model checker
DLCflexbar-PT-7a-15: LTL false LTL model checker
Time elapsed: 67 secs. Pages in use: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038392900244"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7a.tgz
mv DLCflexbar-PT-7a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;