About the Execution of LoLA for DLCflexbar-PT-4a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16246.231 | 593434.00 | 648421.00 | 3162.90 | T?F??TF?FT?TTTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038392900196.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-4a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038392900196
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 122K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 97K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Mar 28 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 28 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 23 03:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 03:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 13:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 13:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 1.7M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4a-00
FORMULA_NAME DLCflexbar-PT-4a-01
FORMULA_NAME DLCflexbar-PT-4a-02
FORMULA_NAME DLCflexbar-PT-4a-03
FORMULA_NAME DLCflexbar-PT-4a-04
FORMULA_NAME DLCflexbar-PT-4a-05
FORMULA_NAME DLCflexbar-PT-4a-06
FORMULA_NAME DLCflexbar-PT-4a-07
FORMULA_NAME DLCflexbar-PT-4a-08
FORMULA_NAME DLCflexbar-PT-4a-09
FORMULA_NAME DLCflexbar-PT-4a-10
FORMULA_NAME DLCflexbar-PT-4a-11
FORMULA_NAME DLCflexbar-PT-4a-12
FORMULA_NAME DLCflexbar-PT-4a-13
FORMULA_NAME DLCflexbar-PT-4a-14
FORMULA_NAME DLCflexbar-PT-4a-15
=== Now, execution of the tool begins
BK_START 1620435742138
starting LoLA
BK_INPUT DLCflexbar-PT-4a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality
FORMULA DLCflexbar-PT-4a-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-4a-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620436335572
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 DLCflexbar-PT-4a-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type CNST) for 40 DLCflexbar-PT-4a-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type CNST) for 22 DLCflexbar-PT-4a-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 32 (type CNST) for DLCflexbar-PT-4a-09
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 38 (type CNST) for 37 DLCflexbar-PT-4a-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 23 (type CNST) for DLCflexbar-PT-4a-06
lola: result : false
lola: FINISHED task # 41 (type CNST) for DLCflexbar-PT-4a-12
lola: result : true
lola: FINISHED task # 38 (type CNST) for DLCflexbar-PT-4a-11
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type CNST) for 43 DLCflexbar-PT-4a-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 DLCflexbar-PT-4a-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 56 (type SKEL/SRCH) for 15 DLCflexbar-PT-4a-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 44 (type CNST) for DLCflexbar-PT-4a-13
lola: result : true
lola: FINISHED task # 1 (type CNST) for DLCflexbar-PT-4a-00
lola: result : true
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 57 (type SKEL/SRCH) for 15 DLCflexbar-PT-4a-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: FINISHED task # 56 (type SKEL/SRCH) for DLCflexbar-PT-4a-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 58 (type SKEL/SRCH) for 28 DLCflexbar-PT-4a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type SKEL/SRCH) for DLCflexbar-PT-4a-08
lola: result : false
lola: markings : 47
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 59 (type SKEL/SRCH) for 49 DLCflexbar-PT-4a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 60 (type SKEL/SRCH) for 46 DLCflexbar-PT-4a-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 59 (type SKEL/SRCH) for DLCflexbar-PT-4a-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCflexbar-PT-4a-14
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 49 DLCflexbar-PT-4a-15
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 2/299 1/32 DLCflexbar-PT-4a-15 37050 m, 7410 m/sec, 1476428 t fired, .
57 LTL SRCH 4/3597 1/5 DLCflexbar-PT-4a-05 500209 m, 100041 m/sec, 3798633 t fired, .
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 7/299 1/32 DLCflexbar-PT-4a-15 138101 m, 20210 m/sec, 5501312 t fired, .
57 LTL SRCH 9/3597 1/5 DLCflexbar-PT-4a-05 1382199 m, 176398 m/sec, 11368831 t fired, .
Time elapsed: 12 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 12/299 2/32 DLCflexbar-PT-4a-15 239703 m, 20320 m/sec, 9551475 t fired, .
57 LTL SRCH 14/3597 1/5 DLCflexbar-PT-4a-05 2246851 m, 172930 m/sec, 18866107 t fired, .
Time elapsed: 17 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 17/299 3/32 DLCflexbar-PT-4a-15 340407 m, 20140 m/sec, 13563323 t fired, .
57 LTL SRCH 19/3597 1/5 DLCflexbar-PT-4a-05 3045457 m, 159721 m/sec, 26153159 t fired, .
Time elapsed: 22 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 22/299 3/32 DLCflexbar-PT-4a-15 440357 m, 19990 m/sec, 17544615 t fired, .
57 LTL SRCH 24/3597 1/5 DLCflexbar-PT-4a-05 3800161 m, 150940 m/sec, 33237540 t fired, .
Time elapsed: 27 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 27/299 4/32 DLCflexbar-PT-4a-15 538862 m, 19701 m/sec, 21471744 t fired, .
57 LTL SRCH 29/3597 1/5 DLCflexbar-PT-4a-05 4544631 m, 148894 m/sec, 40219669 t fired, .
Time elapsed: 32 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 32/299 5/32 DLCflexbar-PT-4a-15 639017 m, 20031 m/sec, 25463393 t fired, .
57 LTL SRCH 34/3597 1/5 DLCflexbar-PT-4a-05 5281633 m, 147400 m/sec, 47096181 t fired, .
Time elapsed: 37 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-14: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 LTL EXCL 37/299 5/32 DLCflexbar-PT-4a-15 738044 m, 19805 m/sec, 29408421 t fired, .
57 LTL SRCH 39/3597 1/5 DLCflexbar-PT-4a-05 6027513 m, 149176 m/sec, 53971983 t fired, .
Time elapsed: 42 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 52 (type EXCL) for DLCflexbar-PT-4a-15
lola: result : true
lola: markings : 810944
lola: fired transitions : 32315714
lola: time used : 41.000000
lola: memory pages used : 6
lola: LAUNCH task # 54 (type EXCL) for 49 DLCflexbar-PT-4a-15
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCflexbar-PT-4a-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-4a-14
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCflexbar-PT-4a-14
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-4a-10
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 1/394 1/32 DLCflexbar-PT-4a-10 18579 m, 3715 m/sec, 1004872 t fired, .
57 LTL SRCH 44/3597 1/5 DLCflexbar-PT-4a-05 6779365 m, 150370 m/sec, 61005052 t fired, .
Time elapsed: 47 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 6/394 1/32 DLCflexbar-PT-4a-10 86725 m, 13629 m/sec, 4974321 t fired, .
57 LTL SRCH 49/3597 1/5 DLCflexbar-PT-4a-05 7527789 m, 149684 m/sec, 68215056 t fired, .
Time elapsed: 52 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 1 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 11/394 2/32 DLCflexbar-PT-4a-10 153611 m, 13377 m/sec, 8929502 t fired, .
57 LTL SRCH 54/3597 2/5 DLCflexbar-PT-4a-05 8233148 m, 141071 m/sec, 75211793 t fired, .
Time elapsed: 57 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 57 (type SRCH) for DLCflexbar-PT-4a-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 16/394 2/32 DLCflexbar-PT-4a-10 220122 m, 13302 m/sec, 12835123 t fired, .
Time elapsed: 62 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 21/394 2/32 DLCflexbar-PT-4a-10 285853 m, 13146 m/sec, 16717845 t fired, .
Time elapsed: 67 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 26/394 3/32 DLCflexbar-PT-4a-10 350633 m, 12956 m/sec, 20615683 t fired, .
Time elapsed: 72 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 31/394 3/32 DLCflexbar-PT-4a-10 414905 m, 12854 m/sec, 24512314 t fired, .
Time elapsed: 77 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 36/394 4/32 DLCflexbar-PT-4a-10 477664 m, 12551 m/sec, 28381817 t fired, .
Time elapsed: 82 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 41/394 4/32 DLCflexbar-PT-4a-10 540461 m, 12559 m/sec, 32241546 t fired, .
Time elapsed: 87 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 46/394 4/32 DLCflexbar-PT-4a-10 605222 m, 12952 m/sec, 36128748 t fired, .
Time elapsed: 92 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 51/394 5/32 DLCflexbar-PT-4a-10 667733 m, 12502 m/sec, 39986785 t fired, .
Time elapsed: 97 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 56/394 5/32 DLCflexbar-PT-4a-10 730216 m, 12496 m/sec, 43851107 t fired, .
Time elapsed: 102 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 61/394 6/32 DLCflexbar-PT-4a-10 794131 m, 12783 m/sec, 47713589 t fired, .
Time elapsed: 107 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 66/394 6/32 DLCflexbar-PT-4a-10 855899 m, 12353 m/sec, 51551452 t fired, .
Time elapsed: 112 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 71/394 7/32 DLCflexbar-PT-4a-10 919405 m, 12701 m/sec, 55358870 t fired, .
Time elapsed: 117 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 76/394 7/32 DLCflexbar-PT-4a-10 982058 m, 12530 m/sec, 59207261 t fired, .
Time elapsed: 122 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 81/394 7/32 DLCflexbar-PT-4a-10 1044167 m, 12421 m/sec, 63052159 t fired, .
Time elapsed: 127 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 86/394 8/32 DLCflexbar-PT-4a-10 1108109 m, 12788 m/sec, 66889290 t fired, .
Time elapsed: 132 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 91/394 8/32 DLCflexbar-PT-4a-10 1170291 m, 12436 m/sec, 70702706 t fired, .
Time elapsed: 137 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 96/394 9/32 DLCflexbar-PT-4a-10 1232742 m, 12490 m/sec, 74499086 t fired, .
Time elapsed: 142 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 101/394 9/32 DLCflexbar-PT-4a-10 1294446 m, 12340 m/sec, 78329038 t fired, .
Time elapsed: 147 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 106/394 9/32 DLCflexbar-PT-4a-10 1357118 m, 12534 m/sec, 82137075 t fired, .
Time elapsed: 152 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 111/394 10/32 DLCflexbar-PT-4a-10 1419273 m, 12431 m/sec, 85970793 t fired, .
Time elapsed: 157 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 116/394 10/32 DLCflexbar-PT-4a-10 1481495 m, 12444 m/sec, 89772240 t fired, .
Time elapsed: 162 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 121/394 11/32 DLCflexbar-PT-4a-10 1543912 m, 12483 m/sec, 93614929 t fired, .
Time elapsed: 167 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 126/394 11/32 DLCflexbar-PT-4a-10 1606257 m, 12469 m/sec, 97469564 t fired, .
Time elapsed: 172 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 131/394 12/32 DLCflexbar-PT-4a-10 1668666 m, 12481 m/sec, 101290599 t fired, .
Time elapsed: 177 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 136/394 12/32 DLCflexbar-PT-4a-10 1730241 m, 12315 m/sec, 105113119 t fired, .
Time elapsed: 182 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 141/394 12/32 DLCflexbar-PT-4a-10 1791654 m, 12282 m/sec, 108929289 t fired, .
Time elapsed: 187 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 146/394 13/32 DLCflexbar-PT-4a-10 1853085 m, 12286 m/sec, 112753121 t fired, .
Time elapsed: 192 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 151/394 13/32 DLCflexbar-PT-4a-10 1914950 m, 12373 m/sec, 116569603 t fired, .
Time elapsed: 197 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 156/394 14/32 DLCflexbar-PT-4a-10 1976136 m, 12237 m/sec, 120379339 t fired, .
Time elapsed: 202 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 161/394 14/32 DLCflexbar-PT-4a-10 2037197 m, 12212 m/sec, 124188370 t fired, .
Time elapsed: 207 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 166/394 14/32 DLCflexbar-PT-4a-10 2097980 m, 12156 m/sec, 127997382 t fired, .
Time elapsed: 212 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 171/394 15/32 DLCflexbar-PT-4a-10 2158302 m, 12064 m/sec, 131803271 t fired, .
Time elapsed: 217 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 176/394 15/32 DLCflexbar-PT-4a-10 2218303 m, 12000 m/sec, 135599992 t fired, .
Time elapsed: 222 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 181/394 16/32 DLCflexbar-PT-4a-10 2280921 m, 12523 m/sec, 139424141 t fired, .
Time elapsed: 227 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 186/394 16/32 DLCflexbar-PT-4a-10 2342638 m, 12343 m/sec, 143241257 t fired, .
Time elapsed: 232 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 191/394 16/32 DLCflexbar-PT-4a-10 2404334 m, 12339 m/sec, 147059275 t fired, .
Time elapsed: 237 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 196/394 17/32 DLCflexbar-PT-4a-10 2465334 m, 12200 m/sec, 150863759 t fired, .
Time elapsed: 242 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 201/394 17/32 DLCflexbar-PT-4a-10 2526081 m, 12149 m/sec, 154659425 t fired, .
Time elapsed: 247 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 206/394 18/32 DLCflexbar-PT-4a-10 2587253 m, 12234 m/sec, 158475107 t fired, .
Time elapsed: 252 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 211/394 18/32 DLCflexbar-PT-4a-10 2648124 m, 12174 m/sec, 162283805 t fired, .
Time elapsed: 257 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 216/394 18/32 DLCflexbar-PT-4a-10 2708605 m, 12096 m/sec, 166086016 t fired, .
Time elapsed: 262 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 221/394 19/32 DLCflexbar-PT-4a-10 2768853 m, 12049 m/sec, 169881243 t fired, .
Time elapsed: 267 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 226/394 19/32 DLCflexbar-PT-4a-10 2829614 m, 12152 m/sec, 173710510 t fired, .
Time elapsed: 272 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 231/394 20/32 DLCflexbar-PT-4a-10 2890269 m, 12131 m/sec, 177528084 t fired, .
Time elapsed: 277 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 236/394 20/32 DLCflexbar-PT-4a-10 2950114 m, 11969 m/sec, 181316196 t fired, .
Time elapsed: 282 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 241/394 20/32 DLCflexbar-PT-4a-10 3011455 m, 12268 m/sec, 185117626 t fired, .
Time elapsed: 287 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 246/394 21/32 DLCflexbar-PT-4a-10 3072858 m, 12280 m/sec, 188928027 t fired, .
Time elapsed: 292 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 251/394 21/32 DLCflexbar-PT-4a-10 3133004 m, 12029 m/sec, 192731632 t fired, .
Time elapsed: 297 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 256/394 22/32 DLCflexbar-PT-4a-10 3193206 m, 12040 m/sec, 196533101 t fired, .
Time elapsed: 302 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 261/394 22/32 DLCflexbar-PT-4a-10 3253474 m, 12053 m/sec, 200335098 t fired, .
Time elapsed: 307 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 266/394 22/32 DLCflexbar-PT-4a-10 3314294 m, 12164 m/sec, 204133869 t fired, .
Time elapsed: 312 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 271/394 23/32 DLCflexbar-PT-4a-10 3373980 m, 11937 m/sec, 207921936 t fired, .
Time elapsed: 317 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 276/394 23/32 DLCflexbar-PT-4a-10 3437004 m, 12604 m/sec, 211744584 t fired, .
Time elapsed: 322 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 281/394 24/32 DLCflexbar-PT-4a-10 3497636 m, 12126 m/sec, 215540040 t fired, .
Time elapsed: 327 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 286/394 24/32 DLCflexbar-PT-4a-10 3557800 m, 12032 m/sec, 219333767 t fired, .
Time elapsed: 332 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 291/394 24/32 DLCflexbar-PT-4a-10 3618862 m, 12212 m/sec, 223134019 t fired, .
Time elapsed: 337 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 296/394 25/32 DLCflexbar-PT-4a-10 3677994 m, 11826 m/sec, 226916433 t fired, .
Time elapsed: 342 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 301/394 25/32 DLCflexbar-PT-4a-10 3738231 m, 12047 m/sec, 230700903 t fired, .
Time elapsed: 347 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 306/394 26/32 DLCflexbar-PT-4a-10 3798581 m, 12070 m/sec, 234494143 t fired, .
Time elapsed: 352 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 311/394 26/32 DLCflexbar-PT-4a-10 3859119 m, 12107 m/sec, 238258472 t fired, .
Time elapsed: 357 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 316/394 26/32 DLCflexbar-PT-4a-10 3917483 m, 11672 m/sec, 242031197 t fired, .
Time elapsed: 362 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 321/394 27/32 DLCflexbar-PT-4a-10 3977347 m, 11972 m/sec, 245827129 t fired, .
Time elapsed: 367 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 326/394 27/32 DLCflexbar-PT-4a-10 4036620 m, 11854 m/sec, 249592748 t fired, .
Time elapsed: 372 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 331/394 28/32 DLCflexbar-PT-4a-10 4094532 m, 11582 m/sec, 253294640 t fired, .
Time elapsed: 377 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 336/394 28/32 DLCflexbar-PT-4a-10 4155537 m, 12201 m/sec, 257018998 t fired, .
Time elapsed: 382 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 341/394 28/32 DLCflexbar-PT-4a-10 4216789 m, 12250 m/sec, 260766960 t fired, .
Time elapsed: 387 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 346/394 29/32 DLCflexbar-PT-4a-10 4276851 m, 12012 m/sec, 264502551 t fired, .
Time elapsed: 392 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 351/394 29/32 DLCflexbar-PT-4a-10 4334902 m, 11610 m/sec, 268201436 t fired, .
Time elapsed: 397 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 356/394 29/32 DLCflexbar-PT-4a-10 4395057 m, 12031 m/sec, 271905053 t fired, .
Time elapsed: 402 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 361/394 30/32 DLCflexbar-PT-4a-10 4454083 m, 11805 m/sec, 275624543 t fired, .
Time elapsed: 407 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 366/394 30/32 DLCflexbar-PT-4a-10 4513491 m, 11881 m/sec, 279387426 t fired, .
Time elapsed: 412 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 371/394 31/32 DLCflexbar-PT-4a-10 4572845 m, 11870 m/sec, 283165547 t fired, .
Time elapsed: 417 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 376/394 31/32 DLCflexbar-PT-4a-10 4633236 m, 12078 m/sec, 286948326 t fired, .
Time elapsed: 422 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 381/394 31/32 DLCflexbar-PT-4a-10 4691813 m, 11715 m/sec, 290717763 t fired, .
Time elapsed: 427 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 386/394 32/32 DLCflexbar-PT-4a-10 4751711 m, 11979 m/sec, 294502668 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 391/394 32/32 DLCflexbar-PT-4a-10 4810972 m, 11852 m/sec, 298281597 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-4a-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-05: CONJ 0 2 0 0 1 0 1 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DLCflexbar-PT-4a-08
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCflexbar-PT-4a-08
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 DLCflexbar-PT-4a-05
lola: time limit : 451 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCflexbar-PT-4a-05
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 DLCflexbar-PT-4a-05
lola: time limit : 526 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for DLCflexbar-PT-4a-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-4a-02
lola: time limit : 631 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-4a-02
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-4a-01
lola: time limit : 789 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/789 1/32 DLCflexbar-PT-4a-01 51762 m, 10352 m/sec, 4089622 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/789 1/32 DLCflexbar-PT-4a-01 101192 m, 9886 m/sec, 8076755 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/789 2/32 DLCflexbar-PT-4a-01 150119 m, 9785 m/sec, 12038978 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/789 2/32 DLCflexbar-PT-4a-01 198931 m, 9762 m/sec, 15992278 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/789 2/32 DLCflexbar-PT-4a-01 247233 m, 9660 m/sec, 19917163 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/789 3/32 DLCflexbar-PT-4a-01 295178 m, 9589 m/sec, 23843778 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 35/789 3/32 DLCflexbar-PT-4a-01 343600 m, 9684 m/sec, 27755247 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 40/789 4/32 DLCflexbar-PT-4a-01 392089 m, 9697 m/sec, 31660567 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 45/789 4/32 DLCflexbar-PT-4a-01 439920 m, 9566 m/sec, 35563672 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 50/789 4/32 DLCflexbar-PT-4a-01 487497 m, 9515 m/sec, 39452103 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 55/789 5/32 DLCflexbar-PT-4a-01 534702 m, 9441 m/sec, 43338792 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 60/789 5/32 DLCflexbar-PT-4a-01 581744 m, 9408 m/sec, 47218035 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 65/789 5/32 DLCflexbar-PT-4a-01 629048 m, 9460 m/sec, 51099474 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 70/789 6/32 DLCflexbar-PT-4a-01 676340 m, 9458 m/sec, 54968187 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 75/789 6/32 DLCflexbar-PT-4a-01 723420 m, 9416 m/sec, 58837850 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 80/789 6/32 DLCflexbar-PT-4a-01 770521 m, 9420 m/sec, 62702464 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 85/789 7/32 DLCflexbar-PT-4a-01 818036 m, 9503 m/sec, 66572440 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 90/789 7/32 DLCflexbar-PT-4a-01 866354 m, 9663 m/sec, 70460902 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 95/789 7/32 DLCflexbar-PT-4a-01 913368 m, 9402 m/sec, 74327436 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 100/789 8/32 DLCflexbar-PT-4a-01 960402 m, 9406 m/sec, 78177306 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 105/789 8/32 DLCflexbar-PT-4a-01 1006728 m, 9265 m/sec, 82010561 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 110/789 9/32 DLCflexbar-PT-4a-01 1053040 m, 9262 m/sec, 85851602 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 115/789 9/32 DLCflexbar-PT-4a-01 1099365 m, 9265 m/sec, 89695966 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 120/789 9/32 DLCflexbar-PT-4a-01 1145643 m, 9255 m/sec, 93531507 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 125/789 10/32 DLCflexbar-PT-4a-01 1191929 m, 9257 m/sec, 97370535 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 142/789 10/32 DLCflexbar-PT-4a-01 1215952 m, 4804 m/sec, 99368520 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-00: INITIAL true preprocessing
DLCflexbar-PT-4a-02: LTL false LTL model checker
DLCflexbar-PT-4a-05: CONJ true CONJ
DLCflexbar-PT-4a-06: INITIAL false preprocessing
DLCflexbar-PT-4a-08: LTL false LTL model checker
DLCflexbar-PT-4a-09: INITIAL true preprocessing
DLCflexbar-PT-4a-11: INITIAL true preprocessing
DLCflexbar-PT-4a-12: INITIAL true preprocessing
DLCflexbar-PT-4a-13: INITIAL true preprocessing
DLCflexbar-PT-4a-14: LTL false LTL model checker
DLCflexbar-PT-4a-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-10: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 147/789 10/32 DLCflexbar-PT-4a-01 1218485 m, 506 m/sec, 99580860 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 411 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-4a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038392900196"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4a.tgz
mv DLCflexbar-PT-4a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;