About the Execution of LoLA for CircadianClock-PT-100000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11572.684 | 225552.00 | 190498.00 | 52.40 | ??????????TF??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fko/mcc2021-input.r042-oct2-162038287700042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is CircadianClock-PT-100000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r042-oct2-162038287700042
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 121K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 112K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 23 03:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 03:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Mar 22 12:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 21K Mar 22 12:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 7 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 11K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-00
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-01
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-02
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-03
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-04
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-05
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-06
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-07
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-08
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-09
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-10
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-11
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-12
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-13
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-14
FORMULA_NAME CircadianClock-PT-100000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620751394440
starting LoLA
BK_INPUT CircadianClock-PT-100000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA CircadianClock-PT-100000-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-100000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-100000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620751619992
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-100000-CTLFireability-00
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/189 15/32 CircadianClock-PT-100000-CTLFireability-00 3404009 m, 680801 m/sec, 6612009 t fired, .
Time elapsed: 5 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/189 29/32 CircadianClock-PT-100000-CTLFireability-00 6807040 m, 680606 m/sec, 13421084 t fired, .
Time elapsed: 10 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-100000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 CircadianClock-PT-100000-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/199 10/32 CircadianClock-PT-100000-CTLFireability-15 2244590 m, 448918 m/sec, 9989192 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/199 18/32 CircadianClock-PT-100000-CTLFireability-15 4250188 m, 401119 m/sec, 19000398 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/199 25/32 CircadianClock-PT-100000-CTLFireability-15 6154337 m, 380829 m/sec, 27671529 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for CircadianClock-PT-100000-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 46 CircadianClock-PT-100000-CTLFireability-14
lola: time limit : 209 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 2 1 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/209 13/32 CircadianClock-PT-100000-CTLFireability-14 3137688 m, 627537 m/sec, 7813045 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 2 1 0 3 0 0 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/209 24/32 CircadianClock-PT-100000-CTLFireability-14 5934671 m, 559396 m/sec, 14803981 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for CircadianClock-PT-100000-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 46 CircadianClock-PT-100000-CTLFireability-14
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 1 0 3 0 1 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/221 23/32 CircadianClock-PT-100000-CTLFireability-14 5562430 m, 1112486 m/sec, 8324831 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for CircadianClock-PT-100000-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 CircadianClock-PT-100000-CTLFireability-13
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/236 22/32 CircadianClock-PT-100000-CTLFireability-13 5465959 m, 1093191 m/sec, 8165987 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for CircadianClock-PT-100000-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 CircadianClock-PT-100000-CTLFireability-12
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/252 16/32 CircadianClock-PT-100000-CTLFireability-12 3850592 m, 770118 m/sec, 9601204 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/252 30/32 CircadianClock-PT-100000-CTLFireability-12 7285785 m, 687038 m/sec, 18171607 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for CircadianClock-PT-100000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 CircadianClock-PT-100000-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for CircadianClock-PT-100000-CTLFireability-11
lola: result : false
lola: markings : 100001
lola: fired transitions : 100001
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 CircadianClock-PT-100000-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for CircadianClock-PT-100000-CTLFireability-10
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 CircadianClock-PT-100000-CTLFireability-09
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/319 22/32 CircadianClock-PT-100000-CTLFireability-09 5274323 m, 1054864 m/sec, 7874353 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for CircadianClock-PT-100000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 CircadianClock-PT-100000-CTLFireability-08
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/350 15/32 CircadianClock-PT-100000-CTLFireability-08 3573705 m, 714741 m/sec, 8921093 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/350 28/32 CircadianClock-PT-100000-CTLFireability-08 6771710 m, 639601 m/sec, 16915094 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for CircadianClock-PT-100000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 CircadianClock-PT-100000-CTLFireability-07
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/387 23/32 CircadianClock-PT-100000-CTLFireability-07 5616172 m, 1123234 m/sec, 8416200 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for CircadianClock-PT-100000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 CircadianClock-PT-100000-CTLFireability-06
lola: time limit : 435 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/435 7/32 CircadianClock-PT-100000-CTLFireability-06 1660175 m, 332035 m/sec, 7260235 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/435 13/32 CircadianClock-PT-100000-CTLFireability-06 3111542 m, 290273 m/sec, 13957689 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/435 19/32 CircadianClock-PT-100000-CTLFireability-06 4556790 m, 289049 m/sec, 20483921 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/435 25/32 CircadianClock-PT-100000-CTLFireability-06 5990137 m, 286669 m/sec, 26950651 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/435 31/32 CircadianClock-PT-100000-CTLFireability-06 7500076 m, 301987 m/sec, 33411833 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for CircadianClock-PT-100000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 CircadianClock-PT-100000-CTLFireability-04
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/492 23/32 CircadianClock-PT-100000-CTLFireability-04 5603612 m, 1120722 m/sec, 8403641 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for CircadianClock-PT-100000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 9 CircadianClock-PT-100000-CTLFireability-03
lola: time limit : 573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/573 14/32 CircadianClock-PT-100000-CTLFireability-03 3363335 m, 672667 m/sec, 8389988 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/573 26/32 CircadianClock-PT-100000-CTLFireability-03 6416830 m, 610699 m/sec, 16033691 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for CircadianClock-PT-100000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 1 0 0 2 0 1 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 9 CircadianClock-PT-100000-CTLFireability-03
lola: time limit : 685 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/685 15/32 CircadianClock-PT-100000-CTLFireability-03 3583211 m, 716642 m/sec, 8949614 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/685 28/32 CircadianClock-PT-100000-CTLFireability-03 6785497 m, 640457 m/sec, 16956454 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for CircadianClock-PT-100000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 CircadianClock-PT-100000-CTLFireability-02
lola: time limit : 852 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/852 22/32 CircadianClock-PT-100000-CTLFireability-02 5359387 m, 1071877 m/sec, 8018747 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for CircadianClock-PT-100000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 CircadianClock-PT-100000-CTLFireability-01
lola: time limit : 1133 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1133 22/32 CircadianClock-PT-100000-CTLFireability-01 5327023 m, 1065404 m/sec, 7954022 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CircadianClock-PT-100000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-14: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 46 CircadianClock-PT-100000-CTLFireability-14
lola: time limit : 1695 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for CircadianClock-PT-100000-CTLFireability-14
lola: result : true
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 CircadianClock-PT-100000-CTLFireability-05
lola: time limit : 3390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-100000-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/3390 16/32 CircadianClock-PT-100000-CTLFireability-05 3845221 m, 769044 m/sec, 9590461 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-100000-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/3390 30/32 CircadianClock-PT-100000-CTLFireability-05 7340662 m, 699088 m/sec, 18321949 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for CircadianClock-PT-100000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-100000-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-03: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-CTLFireability-00: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-01: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-02: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-03: CONJ unknown CONJ
CircadianClock-PT-100000-CTLFireability-04: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-05: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-06: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-07: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-08: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-09: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-10: CTL true CTL model checker
CircadianClock-PT-100000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-100000-CTLFireability-12: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-13: CTL unknown AGGR
CircadianClock-PT-100000-CTLFireability-14: DISJ true state space / EG
CircadianClock-PT-100000-CTLFireability-15: CTL unknown AGGR
Time elapsed: 225 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-100000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-100000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r042-oct2-162038287700042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-100000.tgz
mv CircadianClock-PT-100000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;