About the Execution of LoLA for CircadianClock-PT-010000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7496.647 | 195432.00 | 171692.00 | 52.50 | ?T???????????TFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fko/mcc2021-input.r042-oct2-162038287600034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is CircadianClock-PT-010000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r042-oct2-162038287600034
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 388K
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 153K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 15:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 28 15:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 23 03:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 23 03:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Mar 22 12:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 21K Mar 22 12:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 7 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 11K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-00
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-01
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-02
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-03
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-04
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-05
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-06
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-07
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-08
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-09
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-10
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-11
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-12
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-13
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-14
FORMULA_NAME CircadianClock-PT-010000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620751393411
starting LoLA
BK_INPUT CircadianClock-PT-010000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA CircadianClock-PT-010000-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-010000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-010000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-010000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620751588843
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 11 (type EXCL) for 10 CircadianClock-PT-010000-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 64 (type FNDP) for 3 CircadianClock-PT-010000-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 3 CircadianClock-PT-010000-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 3 CircadianClock-PT-010000-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 68 (type SRCH) for CircadianClock-PT-010000-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 69 (type FNDP) for 25 CircadianClock-PT-010000-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 69 (type FNDP) for CircadianClock-PT-010000-CTLFireability-07
lola: result : true
lola: fired transitions : 9999
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
lola: FINISHED task # 64 (type FNDP) for CircadianClock-PT-010000-CTLFireability-01
lola: result : true
lola: fired transitions : 9999
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for CircadianClock-PT-010000-CTLFireability-01 (obsolete)
lola: FINISHED task # 65 (type EQUN) for CircadianClock-PT-010000-CTLFireability-01
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
CircadianClock-PT-010000-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/211 22/32 CircadianClock-PT-010000-CTLFireability-02 5340019 m, 1068003 m/sec, 8009771 t fired, .
Time elapsed: 5 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for CircadianClock-PT-010000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
CircadianClock-PT-010000-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 74 (type EXCL) for 16 CircadianClock-PT-010000-CTLFireability-04
lola: time limit : 224 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
CircadianClock-PT-010000-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EXEF EXCL 5/224 16/32 CircadianClock-PT-010000-CTLFireability-04 4714599 m, 942919 m/sec, 7631746 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
CircadianClock-PT-010000-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EXEF EXCL 10/224 27/32 CircadianClock-PT-010000-CTLFireability-04 8098595 m, 676799 m/sec, 15205395 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 74 (type EXCL) for CircadianClock-PT-010000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
CircadianClock-PT-010000-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 73 (type EXCL) for 58 CircadianClock-PT-010000-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for CircadianClock-PT-010000-CTLFireability-14
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 CircadianClock-PT-010000-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for CircadianClock-PT-010000-CTLFireability-15
lola: result : true
lola: markings : 10004
lola: fired transitions : 10008
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 47 CircadianClock-PT-010000-CTLFireability-13
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for CircadianClock-PT-010000-CTLFireability-13
lola: result : true
lola: markings : 10002
lola: fired transitions : 10003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 47 CircadianClock-PT-010000-CTLFireability-13
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for CircadianClock-PT-010000-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 CircadianClock-PT-010000-CTLFireability-12
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/357 15/32 CircadianClock-PT-010000-CTLFireability-12 3533500 m, 706700 m/sec, 8830322 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/357 28/32 CircadianClock-PT-010000-CTLFireability-12 6925050 m, 678310 m/sec, 17310444 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for CircadianClock-PT-010000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 CircadianClock-PT-010000-CTLFireability-11
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/395 16/32 CircadianClock-PT-010000-CTLFireability-11 3949808 m, 789961 m/sec, 9869814 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/395 31/32 CircadianClock-PT-010000-CTLFireability-11 7514789 m, 712996 m/sec, 18783991 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for CircadianClock-PT-010000-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 CircadianClock-PT-010000-CTLFireability-09
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/443 12/32 CircadianClock-PT-010000-CTLFireability-09 2952727 m, 590545 m/sec, 10330758 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/443 23/32 CircadianClock-PT-010000-CTLFireability-09 5570268 m, 523508 m/sec, 19491081 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for CircadianClock-PT-010000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 CircadianClock-PT-010000-CTLFireability-05
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/504 15/32 CircadianClock-PT-010000-CTLFireability-05 3677924 m, 735584 m/sec, 9193587 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/504 29/32 CircadianClock-PT-010000-CTLFireability-05 6998520 m, 664119 m/sec, 17495211 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for CircadianClock-PT-010000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 CircadianClock-PT-010000-CTLFireability-03
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/585 20/32 CircadianClock-PT-010000-CTLFireability-03 4792582 m, 958516 m/sec, 7184923 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for CircadianClock-PT-010000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-010000-CTLFireability-00
lola: time limit : 701 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/701 9/32 CircadianClock-PT-010000-CTLFireability-00 2054334 m, 410866 m/sec, 9241562 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/701 16/32 CircadianClock-PT-010000-CTLFireability-00 3869450 m, 363023 m/sec, 17380806 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/701 23/32 CircadianClock-PT-010000-CTLFireability-00 5664510 m, 359012 m/sec, 25476496 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/701 30/32 CircadianClock-PT-010000-CTLFireability-00 7433054 m, 353708 m/sec, 33444892 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-010000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 1 0 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 25 CircadianClock-PT-010000-CTLFireability-07
lola: time limit : 870 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 1 0 3 0 0 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/870 24/32 CircadianClock-PT-010000-CTLFireability-07 5826016 m, 1165203 m/sec, 8736309 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for CircadianClock-PT-010000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 CircadianClock-PT-010000-CTLFireability-08
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1156 7/32 CircadianClock-PT-010000-CTLFireability-08 1640165 m, 328033 m/sec, 11417047 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1156 13/32 CircadianClock-PT-010000-CTLFireability-08 3140315 m, 300030 m/sec, 21916993 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1156 19/32 CircadianClock-PT-010000-CTLFireability-08 4580459 m, 288028 m/sec, 32003144 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1156 25/32 CircadianClock-PT-010000-CTLFireability-08 6000601 m, 284028 m/sec, 41938785 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1156 30/32 CircadianClock-PT-010000-CTLFireability-08 7420743 m, 284028 m/sec, 51906712 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for CircadianClock-PT-010000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 CircadianClock-PT-010000-CTLFireability-06
lola: time limit : 1720 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/1720 10/32 CircadianClock-PT-010000-CTLFireability-06 2486102 m, 497220 m/sec, 11166975 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/1720 19/32 CircadianClock-PT-010000-CTLFireability-06 4670468 m, 436873 m/sec, 21008655 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/1720 28/32 CircadianClock-PT-010000-CTLFireability-06 6813365 m, 428579 m/sec, 30656480 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for CircadianClock-PT-010000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 CircadianClock-PT-010000-CTLFireability-10
lola: time limit : 3420 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/3420 13/32 CircadianClock-PT-010000-CTLFireability-10 3123734 m, 624746 m/sec, 10931358 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/3420 24/32 CircadianClock-PT-010000-CTLFireability-10 5845295 m, 544312 m/sec, 20456176 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for CircadianClock-PT-010000-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-04: AXAG 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-07: DISJ 0 0 0 0 3 0 1 3
CircadianClock-PT-010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-010000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-010000-CTLFireability-00: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-01: DISJ true findpath
CircadianClock-PT-010000-CTLFireability-02: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-03: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-04: AXAG unknown AGGR
CircadianClock-PT-010000-CTLFireability-05: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-06: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-07: DISJ unknown DISJ
CircadianClock-PT-010000-CTLFireability-08: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-09: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-10: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-11: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-12: CTL unknown AGGR
CircadianClock-PT-010000-CTLFireability-13: CONJ true CONJ
CircadianClock-PT-010000-CTLFireability-14: AXAG false state space /EXEF
CircadianClock-PT-010000-CTLFireability-15: CTL true CTL model checker
Time elapsed: 195 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-010000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-010000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r042-oct2-162038287600034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-010000.tgz
mv CircadianClock-PT-010000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;